AM3892 datasheet(158/299 Pages) TI

158 / 299 page

AM3894

AM3892

SPRS681A – OCTOBER 2010 – REVISED MARCH 2011

www.ti.com

8.3.1.2.7 High-Speed Bypass Capacitors

High-speed (HS) bypass capacitors are critical for proper DDR2 interface operation. It is particularly

important to minimize the parasitic series inductance of the HS bypass capacitors, MPU/DDR power, and

MPU/DDR ground connections. Table 8-7 contains the specification for the HS bypass capacitors as well

as for the power connections on the PCB.

Table 8-7. High-Speed Bypass Capacitors

NO.

PARAMETER

MIN

MAX

UNIT

HS bypass capacitor package size(1)

0402

10 Mils

Distance from HS bypass capacitor to device being bypassed

250

Mils

Number of connection vias for each HS bypass capacitor(2)

Vias

Trace length from bypass capacitor contact to connection via

Mils

Number of connection vias for each MPU power/ground ball

Vias

Trace length from MPU power/ground ball to connection via

Mils

Number of connection vias for each DDR2 device power/ground ball

Vias

Trace length from DDR2 device power/ground ball to connection via

Mils

DVDD18 HS bypass capacitor count(3)(4)

Devices

DVDD18 HS bypass capacitor total capacitance(5)

2.4

μF

DDR device HS bypass capacitor count(6)(7)

Devices

DDR device HS bypass capacitor total capacitance(7)

0.4

μF

(1)

LxW, 10-mil units, i.e., a 0402 is a 40x20-mil surface-mount capacitor.

(2)

An additional HS bypass capacitor can share the connection vias only if it is mounted on the opposite side of the board.

(3)

These devices should be placed as close as possible to the device being bypassed.

(4)

Use half of these capacitors for DDR[0] and half for DDR[1].

(5)

Use half of these capacitors for DDR[0] and half for DDR[1].

(6)

These devices should be placed as close as possible to the device being bypassed.

(7)

Per DDR device.

8.3.1.2.8 Net Classes

Table 8-8 lists the clock net classes for the DDR2 interface. Table 8-9 lists the signal net classes, and

associated clock net classes, for the signals in the DDR2 interface. These net classes are used for the

termination and routing rules that follow.

Table 8-8. Clock Net Class Definitions

CLOCK NET CLASS

MPU PIN NAMES

DDR[x]_CLK[x]/DDR[x]_CLK[x]

DQS0

DDR[x]_DQS[0]/DDR[x]_DQS[0]

DQS1

DDR[x]_DQS[1]/DDR[x]_DQS[1]

DQS2(1)

DDR[x]_DQS[2]/DDR[x]_DQS[2]

DQS3(1)

DDR[x]_DQS[3]/DDR[x]_DQS[3]

(1)

Only used on 32-bit wide DDR2 memory systems.

158

Peripheral Information and Timings

Submit Documentation Feedback

Product Folder Link(s): AM3894 AM3892

AM3892 Datasheet(PDF) 158 Page - Texas Instruments

AM3892 Datasheet(HTML) 158 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL