AM3892 datasheet(154/299 Pages) TI

154 / 299 page

AM3894

AM3892

SPRS681A – OCTOBER 2010 – REVISED MARCH 2011

www.ti.com

8.3.1.2.2 Compatible JEDEC DDR2 Devices

Table 8-2 shows the parameters of the JEDEC DDR2 devices that are compatible with this interface.

Generally, the DDR2 interface is compatible with x16 DDR2-800 speed grade DDR2 devices.

Table 8-2. Compatible JEDEC DDR2 Devices

NO.

PARAMETER

MIN

MAX

UNIT

JEDEC DDR2 device speed grade(1)

DDR2-800

JEDEC DDR2 device bit width

x16

Bits

JEDEC DDR2 device count(2)

Devices

JEDEC DDR2 device ball count(3)

Balls

(1)

Higher DDR2 speed grades are supported due to inherent JEDEC DDR2 backwards compatibility.

(2)

One DDR2 device is used for a 16-bit DDR2 memory system. Two DDR2 devices are used for a 32-bit DDR2 memory system.

(3)

The 92-ball devices are retained for legacy support. New designs will migrate to 84-ball DDR2 devices. Electrically, the 92- and 84-ball

DDR2 devices are the same.

8.3.1.2.3 PCB Stackup

The minimum stackup required for routing the AM389x device is a six-layer stackup as shown in

Table 8-3. Additional layers may be added to the PCB stackup to accommodate other circuitry or to

reduce the size of the PCB footprint.

Table 8-3. Minimum PCB Stackup

LAYER

TYPE

DESCRIPTION

Signal

Top routing mostly horizontal

Plane

Ground

Plane

Power

Signal

Internal routing

Plane

Ground

Signal

Bottom routing mostly vertical

154

Peripheral Information and Timings

Submit Documentation Feedback

Product Folder Link(s): AM3894 AM3892

AM3892 Datasheet(PDF) 154 Page - Texas Instruments

AM3892 Datasheet(HTML) 154 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL