33910 datasheet(25/90 Pages) FREESCALE

25 / 90 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33910

FUNCTIONAL DESCRIPTION

FUNCTIONAL PIN DESCRIPTION

MC33910G5AC/MC3433910G5AC

RESET PIN (RST)

This bidirectional pin is used to reset the MCU in case the

33910 detects a reset condition, or to inform the 33910 that

the MCU has just been reset. After release of the RST pin,

Normal Request mode is entered.

The RST pin is an active low filtered input and output

formed by a weak pull-up and a switchable pull-down

structure which allows this pin to be shorted either to VDD or

to GND during software development, without the risk of

destroying the driver.

INTERRUPT PIN (IRQ)

The IRQ pin is a digital output used to signal events or

faults to the MCU while in Normal and Normal Request mode

or to signal a wake-up from Stop mode. This active low output

will transition to high only after the interrupt is acknowledged

by a SPI read of the respective status bits.

WATCHDOG CONFIGURATION PIN (WDCONF)

The WDCONF pin is the configuration pin for the internal

watchdog. A resistor can be connected to this pin to configure

the window watchdog period. When connected directly to

ground, the watchdog will be disabled. When this pin is left

open, the watchdog period is fixed to its lower precision

internal default value (150 ms typical).

GROUND CONNECTION PINS (AGND, PGND,

LGND)

The AGND, PGND and LGND pins are the Analog and

Power ground pins.

The AGND pin is the ground reference of the voltage

regulator module.

The PGND and LGND pins are used for high current load

return as in the LIN interface pin.

Note: PGND, AGND and LGND pins must be connected

together.

DIGITAL/ANALOG PIN (L1)

The L1 pin is multi purpose input. It can be used as a digital

input, which can be sampled by reading the SPI and used for

wake-up when 33910 is in low power mode or used as analog

input for the analog multiplexer. When used to sense voltage

outside the module, a 33 kohm series resistor must be used

on the input.

When used as wake-up input L1 can be configured to

operate in cyclic-sense mode. In this mode one or both of the

high side switches are configured to be periodically turned on

and sample the wake-up input. If a state change is detected

between two cycles a wake-up is initiated. The 33910 can

also wake-up from Stop or Sleep by a simple state change on

L1.

When used as analog input, the voltage present on the L1

pin is scaled down by an selectable internal voltage divider

and can be routed to the ADOUT0 output through the analog

multiplexer.

Note: If L1 input is selected in the analog multiplexer, it will

be disabled as digital input and remains disabled in low

power mode. No wake-up feature is available in that

condition.

When the L1 input is not selected in the analog

multiplexer, the voltage divider is disconnected from that

input.

HIGH SIDE OUTPUT PINS (HS1 AND HS2)

These two high side switches are able to drive loads such

as relays or lamps. Their structures are connected to the VS2

supply pin. The pins are short-circuit protected and both

outputs are also protected against overheating.

HS1 and HS2 are controlled by SPI and can respond to a

signal applied to the PWMIN input pin.

HS1 and HS2 outputs can also be used during low-power

mode for the cyclic-sense of the wake inputs.

POWER SUPPLY PINS (VS1 AND VS2)

Those are the battery level voltage supply pins. In an

application, VS1 and VS2 pins must be protected against

reverse battery connection and negative transient voltages

with external components. These pins sustain standard

automotive voltage conditions such as a load dump at 40 V.

The high side switches (HS1 and HS2) are supplied by the

VS2 pin. All other internal blocks are supplied by the VS1 pin.

33910 Datasheet(PDF) 25 Page - Freescale Semiconductor, Inc

33910 Datasheet(HTML) 25 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL