33910 datasheet(77/90 Pages) FREESCALE

77 / 90 page

Analog Integrated Circuit Device Data

Freescale Semiconductor

33910

FUNCTIONAL DEVICE OPERATIONS

LOGIC COMMANDS AND REGISTERS

MC33910BAC / MC34910BAC

LOGIC COMMANDS AND REGISTERS

SPI AND CONFIGURATION

The SPI creates the communication link between a

microcontroller (master) and the 33910.

The interface consists of four pins (see Figure 40):

• CS—Chip Select

•MOSI—Master-Out Slave-In

•MISO—Master-In Slave-Out

•SCLK—Serial Clock

A complete data transfer via the SPI consists of 1 byte.

The master sends 4 bits of address (A3:A0) + 4 bits of control

information (C3:C0) and the slave replies with 3 system

status bits and one not defined bit (VMS,LINS,HSS,n.d.) + 4

bits of status information (S3:S0).

Figure 40. SPI Protocol

During the inactive phase of the CS (HIGH), the new data

transfer is prepared.

The falling edge of the CS indicates the start of a new data

transfer and puts the MISO in the low-impedance state and

latches the analog status data (Register read data).

With the rising edge of the SPI clock (SCLK), the data is

moved to MISO/MOSI pins. With the falling edge of the SPI

clock (SCLK) the data is sampled by the receiver.

The data transfer is only valid if exactly 8 sample clock

edges are present during the active (low) phase of CS.

The rising edge of the chip select CS indicates the end of

the transfer and latches the write data (MOSI) into the

state.

condition. Reset condition is the condition causing the bit to

be set to its reset value. The main reset conditions are:

- Power-On Reset (POR): level at which the logic is reset

and BATFAIL flag sets.

- Reset mode

- Reset done by the RST pin (ext_reset)

MOSI

MISO

SCLK

VMS LINS HSS

–

Read Data Latch

Rising Edge of SCLK

Change MISO/MISO Output

Falling Edge of SCLK

Sample MISO/MISO Input

Write Data Latch

33910 Datasheet(PDF) 77 Page - Freescale Semiconductor, Inc

33910 Datasheet(HTML) 77 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

Datasheet Download

Link URL