OR3C80 datasheet(151/210 Pages) AGERE

151 / 210 page

Lucent Technologies Inc.

151

Data Sheet

June 1999

ORCA Series 3C and 3T FPGAs

Special-Purpose Pins (continued)

CS0

, CS1

I/O

CS0

and CS1 are used in the asynchronous peripheral, slave parallel, and microprocessor

configuration modes. The FPGA is selected when CS0 is low and CS1 is high. During config-

uration, a pull-up is enabled.

After configuration, these pins are user-programmable I/O pins (see Note).

MPI_STRB

I/O

is used in the asynchronous peripheral configuration mode. A low on RD changes D7 into

a status output. As a status indication, a high indicates ready, and a low indicates busy. WR

and RD should not be used simultaneously. If they are, the write strobe overrides.

This pin is also used as the microprocessor interface (MPI) data transfer strobe. For

PowerPC, it is the transfer start (TS). For i960, it is the address/data strobe (ADS).

After configuration, if the MPI is not used, this pin is a user-programmable I/O pin (see Note).

I/O

is used in the asynchronous peripheral configuration mode. When the FPGA is selected,

a low on the write strobe, WR, loads the data on D[7:0] inputs into an internal data buffer. WR

and RD should not be used simultaneously. If they are, the write strobe overrides.

After configuration, this pin is a user-programmable I/O pin (see Note).

A[17:0]

I/O

During master parallel configuration mode, A[17:0] address the configuration EPROM. In

microprocessor interface (MPI) mode, many of the A[n] pins have alternate uses as described

below. See the Special Function Blocks section for more MPI information. During configura-

tion, if not in master parallel or an MPI configuration mode, these pins are 3-stated with a pull-

up enabled.

After configuration, the pins are user-programmable I/O pins (see Note).

Pin Information (continued)

Table 67. Pin Descriptions (continued)

Symbol

I/O

Description

Note: The FPGA States of Operation section contains more information on how to control these signals during start-up. The timing of DONE

release is controlled by one set of bit stream options, and the timing of the simultaneous release of all other configuration pins (and the

activation of all user I/Os) is controlled by a second set of options.

OR3C80 Datasheet(PDF) 151 Page - Agere Systems

OR3C80 Datasheet(HTML) 151 Page - Agere Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL