Electronic Components Datasheet Search
  English  ▼

X  

UPD78C18 Datasheet(PDF) 41 Page - NEC

Part # UPD78C18
Description  8-BIT SINGLE-CHIP MICROCONTROLLER WITH A/D CONVERTER
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD78C18 Datasheet(HTML) 41 Page - NEC

Back Button UPD78C18 Datasheet HTML 37Page - NEC UPD78C18 Datasheet HTML 38Page - NEC UPD78C18 Datasheet HTML 39Page - NEC UPD78C18 Datasheet HTML 40Page - NEC UPD78C18 Datasheet HTML 41Page - NEC UPD78C18 Datasheet HTML 42Page - NEC UPD78C18 Datasheet HTML 43Page - NEC UPD78C18 Datasheet HTML 44Page - NEC UPD78C18 Datasheet HTML 45Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 110 page
background image
41
µPD78C17,78C18
2.8
SERIAL INTERFACE
The
µPD78C17 and 78C18 have the serial interface using the transmit/receive method by start/stop bit. The
three types of operating modes are shown below.
• Asynchronous (start-stop) mode : Establishes data bit synchronization and character synchronization
by start bit.
• Synchronous mode
: Data transfer is performed in synchronization with the serial clock.
• I/O interface mode
: As for serial data transfer in the
µPD7801/78C06A etc., data transfer
is performed in synchronization with the serial clock.
The serial interface block is composed of the serial data input (RxD), serial data output (TxD), 3 serial clock
input/output (SCK) pins, transfer control block, two 8-bit serial registers for transmission and reception, and 8-
bit transmission buffer and reception buffer (see Fig. 2-23).
As the serial registers and buffers for transmission and reception are provided, transmission or reception is
individually performed (full-duplex double buffer transmitter/receiver).
However, the serial clock (SCK) is shared in transmission and reception, and half-duplex transmission/
reception is performed in the synchronous mode and I/O mode.
Fig. 2-23 Serial Interface Block Diagram
Remarks
φ24 = fXX x 1/24
Where, fXX = oscillation frequency (MHz)
φ384 = fXX x 1/384
Internal Bus
INTSR
Receive Buffer (RXB)
Serial Mode Register
(SML, SMH)
Transmit Buffer (TXB)
Serial Register (S¡P)
Serial Register (P¡S)
PC1/R
×D
PC2/SCK
SK1, SK2
φ24
φ384
TO Output
PC0/T
×D
ER
Control
Reception
Transmission
Control
INTST



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com