Electronic Components Datasheet Search
  English  ▼

X  

UPD78C18 Datasheet(PDF) 42 Page - NEC

Part # UPD78C18
Description  8-BIT SINGLE-CHIP MICROCONTROLLER WITH A/D CONVERTER
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD78C18 Datasheet(HTML) 42 Page - NEC

Back Button UPD78C18 Datasheet HTML 38Page - NEC UPD78C18 Datasheet HTML 39Page - NEC UPD78C18 Datasheet HTML 40Page - NEC UPD78C18 Datasheet HTML 41Page - NEC UPD78C18 Datasheet HTML 42Page - NEC UPD78C18 Datasheet HTML 43Page - NEC UPD78C18 Datasheet HTML 44Page - NEC UPD78C18 Datasheet HTML 45Page - NEC UPD78C18 Datasheet HTML 46Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 110 page
background image
42
µPD78C17,78C18
Start Bit
D0
D1
DN
Parity Bit
Stop Bit
N = 6, 7
(1) Asynchronous mode
In case of the asynchronous mode, clock rate, character length, number of stop bits, parity enable, and
odd or even parity specifications can be controlled by the serial mode register (SML).
Transmission operation is enabled by setting (1) bit 2 (TxE) of the serial mode register (SMH).
If data is written to the transmission buffer by the “MOV TXB, A” instruction and preceding data transfer
is terminated, contents of the transmission buffer are transferred to the serial register automatically. The
start bit (1 bit), parity bit (odd/even number, no parity), and stop bit (1 or 2 bits) are automatically added to
data which is transferred to the serial register. And this data is transmitted from the TxD pin starting from
the least significant bit (LSB).
If the transmit buffer is empty, the internal interrupt (INTST) is generated.
Transmission data is transmitted from the TxD pin at the fall of SCK in the transfer speed of x1, x1/16, or
x1/64 serial clock (SCK).
The maximum data transfer speed in transmission is set by SCK and clock rate in 12-MHz operation as
shown below.
When TxE is “0” or the serial register has no transmitted data, the TxD pin is in the marking state (1).
By setting bit 2 (MKST) of the interrupt mask register (MKH), the internal interrupt (INTST) is disabled.
Fig. 2-24 Asynchronous Data Format
Internal Clock
Data Transfer
Speed
External Clock
Data Transfer
Speed
SCK
SCK
Clock Rate
SCK
x1
x16
x64
500 kbps
125 kbps
31.25 kbps
660 kbps
125 kbps
31.25 kbps
500 kHz
660 kHz
2 MHz
2 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com