Electronic Components Datasheet Search
  English  ▼

X  

SEC2410 Datasheet(PDF) 64 Page - Microchip Technology

Part # SEC2410
Description  HS Endpoint Processor with USB 2.0, Smart Card, and FMC for Secure Token and Storage
PDF  283 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SEC2410 Datasheet(HTML) 64 Page - Microchip Technology

Back Button SEC2410 Datasheet HTML 60Page - Microchip Technology SEC2410 Datasheet HTML 61Page - Microchip Technology SEC2410 Datasheet HTML 62Page - Microchip Technology SEC2410 Datasheet HTML 63Page - Microchip Technology SEC2410 Datasheet HTML 64Page - Microchip Technology SEC2410 Datasheet HTML 65Page - Microchip Technology SEC2410 Datasheet HTML 66Page - Microchip Technology SEC2410 Datasheet HTML 67Page - Microchip Technology SEC2410 Datasheet HTML 68Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 283 page
background image
SEC2410/SEC4410
DS00001587C-page 64
 2013 - 2014 Microchip Technology Inc.
9.6.5
INTERRUPT IDENTIFICATION REGISTER (IIR)
By accessing this register, the CPU can determine the highest priority interrupt and its source. Four levels of priority
interrupt exist. They are in descending order of priority:
1.
Receiver Line Status (highest priority)
2.
Received Data Ready
3.
Transmitter Holding Register Empty
4.
MODEM Status (lowest priority)
Information indicating that a prioritized interrupt is pending and the source of that interrupt is stored in the Interrupt Iden-
tification Register (refer to Table 9-11). When the CPU accesses the IIR, the Serial Port freezes all interrupts and indi-
cates the highest priority pending interrupt to the CPU. During this CPU access, even if the Serial Port records new
interrupts, the current indication does not change until access is completed. The contents of the IIR are described below.
TABLE 9-10:
UART INTERRUPT IDENTIFICATION REGISTER(IIR)
UART_IIR (DLAB=X)
(OFFSET 0X02 RESET=0X01)
UART Interrupt Identification Register
Bit
Name
R/W
Description
7:6
FIFO_EN
R
These two bits are set when the FIFO CONTROL Register bit 0
equals 1
5:4
Reserved
R
Always read ‘0’
3:1
INTLD
R
These three bits of the IIR are used to identify the highest priority
interrupt pending as indicated by Table 9-11. In non-FIFO mode, Bit[3]
is a logic “0”. In FIFO mode Bit[3] is set along with Bit[2] when a
timeout interrupt is pending.
0
IPEND
R
This bit can be used in either a hardwired prioritized or polled
environment to indicate whether an interrupt is pending. When bit 0 is
a logic "0", an interrupt is pending and the contents of the IIR may be
used as a pointer to the appropriate internal service routine. When bit
0 is a logic "1", no interrupt is pending.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com