Electronic Components Datasheet Search
  English  ▼

X  

SEC2410 Datasheet(PDF) 97 Page - Microchip Technology

Part # SEC2410
Description  HS Endpoint Processor with USB 2.0, Smart Card, and FMC for Secure Token and Storage
PDF  283 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

SEC2410 Datasheet(HTML) 97 Page - Microchip Technology

Back Button SEC2410 Datasheet HTML 93Page - Microchip Technology SEC2410 Datasheet HTML 94Page - Microchip Technology SEC2410 Datasheet HTML 95Page - Microchip Technology SEC2410 Datasheet HTML 96Page - Microchip Technology SEC2410 Datasheet HTML 97Page - Microchip Technology SEC2410 Datasheet HTML 98Page - Microchip Technology SEC2410 Datasheet HTML 99Page - Microchip Technology SEC2410 Datasheet HTML 100Page - Microchip Technology SEC2410 Datasheet HTML 101Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 97 / 283 page
background image
 2013 - 2014 Microchip Technology Inc.
DS00001587C-page 97
SEC2410/SEC4410
4
FORCE_CE
R/W
When this bit is set, it forces the SPI chip enable low. This bit should
only be set when using the SPI command buffer. It should never be
set when doing direct accesses from the AHB bus.
3
DUAL_OUT_EN
R/W
0:Dual output disabled for fast reads
1:Dual output enabled for fast reads.
2
MODE_SEL
R/W
This set the SPI clock mode
0: Mode 0
1: Mode 3
1
CACHE_EN
R/W
Enable the SPI cache
0
GO
R/W
This is a self clearing bit. Setting this bit will cause the SPI transaction
to initiate.
TABLE 12-3:
SPI COMMAND LENGTH REGISTER
SPI_CMD_LEN
(0X0001 - RESET=0X00)
SPI Command Length
Bit
Name
R/W
Description
7:0
CMD_LEN[7:0]
R/W
This is the length of the SPI transaction length for firmware initiated
transactions.
TABLE 12-4:
SPI TRACE FIFO OPCODE
SPI_TF_OPCODE
(0X0002 - RESET=0X00)
SPI Trace FIFO Opcode
Bit
Name
R/W
Description
7:0
TF_OPCODE
R/W
This is the opcode used when the processor does a write to
0x6100BFFE or 0x6100BFFF. Use the value of 0xDB
TABLE 12-5:
FAST READ OPCODE
SPI_FR_OPCODE
(0X0003 - RESET=0X0B)
SPI Fast Read Opcode
Bit
Name
R/W
Description
7:0
FR_OPCODE
R/W
This is the opcode used when the processor does a fast read
0x0B: Single output read
0x3B: Dual output read
TABLE 12-6:
SPI COMMAND BUFFER
SPI_CMD_BUF
(0X0008~0X000F - RESET=0X00)
SPI Command Buffer
Byte
Name
R/W
Description
7:0
SPI_CMD_BUF[0:7]
R/W
This buffer is used by processor to store outgoing SPI commands.
See behavioral description.
Note:
First byte to go out is SPI_CMD_BUF[0] at offset location 0x0008.
TABLE 12-2:
SPI MODE CONTROL REGISTER (CONTINUED)
SPI_CTL
(0X0000 - RESET=0X02)
SPI Mode Control
Bit
Name
R/W
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com