AD6674 datasheet(70/91 Pages) AD

70 / 91 page

AD6674

Data Sheet

SYSREF± SETUP/HOLD WINDOW MONITOR

To assist in ensuring a valid SYSREF± capture, the AD6674 has

a SYSREF± setup and hold window monitor. This feature allows

the system designer to determine the location of the SYSREF±

signals relative to the CLK± signals by reading back the amount

of setup/hold margin on the interface through the memory

map. Figure 140 and Figure 141 show both the setup and hold

status values for different phases of SYSREF±. The setup

detector returns the status of the SYSREF± signal before the

CLK± edge and the hold detector returns the status of the

SYSREF± signal after the CLK± edge. Register 0x128 stores the

status of SYSREF± and lets the user know if the SYSREF± signal

was successfully captured by the ADC.

VALID

0xF

0xE

0xD

0xC

0xB

0xA

0x9

0x8

0x7

0x6

0x5

0x4

0x3

0x2

0x1

0x0

REG 0x128[3:0]

CLK±

INPUT

SYSREF±

INPUT

FLIP-FLOP

HOLD (MIN)

FLIP-FLOP

HOLD (MIN)

FLIP-FLOP

SETUP (MIN)

Figure 140. SYSREF± Setup Detector

Rev. B | Page 70 of 91

AD6674 Datasheet(PDF) 70 Page - Analog Devices

AD6674 Datasheet(HTML) 70 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL