AD6674 datasheet(84/91 Pages) AD

84 / 91 page

AD6674

Data Sheet

Reg.

Addr.

(Hex)

Name

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

Default

Notes

0x375

DDC 3

frequency

MSB

DDC3 NCO FTW[11:8] twos complement

0x00

0x380

DDC 3

phase LSB

DDC3 NCO POW[7:0] twos complement

0x00

0x381

DDC 3

phase MSB

DDC3 NCO POW[11:8] twos complement

0x00

0x387

DDC 3

output test

mode

selection

Q output

test mode

enable

0 = disabled

1 = enabled

from Ch. B

I output

test mode

enable

0 =

disabled

1 =

enabled

from Ch. A

0x00

NSR Decimate by 2 and Noise Shaping Requantizer (NSR)

0x41E

NSR

decimate

by 2

High-

pass/

low-pass

mode:

0 =

enable

LPF

1 =

enable

HPF

NSR

decimate

by 2

enable

0 =

disabled

1 =

enabled

0x01;

0x00

for

AD6674

-500

Bit 0 is

ignored

AD6674

-750

and

AD6674

-1000

when in

NSR

mode

0x420

NSR mode

000 = 21% BW mode

001 = 28% BW mode

0x00

0x422

NSR tuning

NSR tuning word; see the Noise Shaping Requantizer (NSR) section; equations

for the tuning word are dependent on the NSR mode

0x00

Variable Dynamic Range (VDR)

0x430

VDR control

VDR BW

mode

0 = 25%

mode

1 = 43%

mode

(only

available

for dual

complex

mode)

0 = dual

real mode

1 = dual

complex

mode

(Channel A

= I,

Channel B

= Q)

0x01

0x434

VDR tuning

VDR center frequency; see the Variable Dynamic

Range (VDR) section for more details on the center

frequency, which is dependent on the VDR mode

0x00

Digital Outputs and Test Modes

0x550

ADC test

modes

(local)

User

pattern

selection

0 =

contin-

uous

repeat

1 = single

pattern

Reset PN

long gen

0 = long

enable

1 = long

PN reset

Reset PN

short gen

0 = short

PN enable

1 = short

PN reset

Test mode selection

0000 = off (normal operation)

0001 = midscale short

0010 = positive full scale

0011 = negative full scale

0100 = alternating checker board

0101 = PN sequence, long

0110 = PN sequence, short

0111 = 1/0 word toggle

1000 = user pattern test mode (used with

User Patten 4 registers)

1111 = ramp output

0x00

Rev. B | Page 84 of 91

AD6674 Datasheet(PDF) 84 Page - Analog Devices

AD6674 Datasheet(HTML) 84 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL