AD6674 datasheet(80/91 Pages) AD

80 / 91 page

AD6674

Data Sheet

Reg.

Addr.

(Hex)

Name

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0 (LSB)

Default

Notes

0x123

SYSREF±

timestamp

delay

control

SYSREF± Timestamp Delay[6:0]

0x00 = no delay

0x01 = 1 clock delay

…

0x7F = 127 clocks delay

0x00

Ignored

when

Reg.

0x1FF =

0x00

0x128

SYSREF±

Status 1

SYSREF± hold status

Refer to Table 37

SYSREF± setup status

Refer to Table 37

Read

only

0x129

SYSREF±

and clock

divider

status

Clock divider phase when SYSREF± was captured

0000 = in phase

0001 = SYSREF± is ½ cycle delayed from clock

0010 = SYSREF± is 1 cycle delayed from clock

0011 = 1½ input clock cycles delayed

0100 = 2 input clock cycles delayed

0101 = 2½ input clock cycles delayed

…

1111 = 7½ input clock cycles delayed

Read

only

0x12A

SYSREF±

counter

SYSREF± counter, Bits[7:0], increments when a SYSREF± signal is captured

Read

only

0x1FF

Chip sync

mode

Synchronization mode

00 = normal

01 = timestamp

0x00

0x200

Chip

application

mode

Chip Q

ignore

0 =

normal

(I/Q)

1 =

ignore

(I only)

Chip operating mode

0001 = DDC 0 on

0010 = DDC 0 and DDC 1 on

0011 = DDC 0, DDC 1, DDC 2, and DDC3 on

0111 = NSR enabled (default)

1000 = VDR enabled

0x07

0x201

Chip

decimation

ratio

Chip decimation ratio select

000 = decimate by 1

001 = decimate by 2

010 = decimate by 4

011 = decimate by 8

100 = decimate by 16

0x01;

0x00

for

AD6674

-500

0x228

Customer

offset

Offset adjust in LSBs from +127 to −128 (twos complement format)

0x00

0x245

Fast detect

(FD) control

(local)

Force

FD_A/

FD_B

pins;

0 =

normal

func-

tion;

1 = force

to value

Force value

of FD_A/

FD_B pins; if

force pins is

true, this

value is

output on

FD_x pins

Enable fast

detect

output

0x00

0x247

FD upper

threshold

LSB (local)

Fast Detect Upper Threshold[7:0]

0x00

0x248

FD upper

threshold

MSB (local)

Fast Detect Upper Threshold[12:8]

0x00

0x249

FD lower

threshold

LSB (local)

Fast Detect Lower Threshold[7:0]

0x00

0x24A

FD lower

threshold

MSB (local)

Fast Detect Lower Threshold[12:8]

0x00

0x24B

FD dwell

time LSB

(local)

Fast Detect Dwell Time[7:0]

0x00

0x24C

FD dwell

time MSB

(local)

Fast Detect Dwell Time[15:8]

0x00

Rev. B | Page 80 of 91

AD6674 Datasheet(PDF) 80 Page - Analog Devices

AD6674 Datasheet(HTML) 80 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL