AD6674 datasheet(13/91 Pages) AD

13 / 91 page

Data Sheet

AD6674

Pin No.

Mnemonic

Type

Description

CMOS Outputs

17, 32

FD_A, FD_B

Output

Fast Detect Outputs for Channel A and Channel B.

Digital Inputs

20, 21

SYNCINB−,

SYNCINB+

Input

Active Low JESD204B LVDS Sync Input True/Complement.

58, 59

SYSREF+,

SYSREF−

Input

Active Low JESD204B LVDS System Reference Input True/Complement.

Data Outputs

22, 23

SERDOUT0−,

SERDOUT0+

Output

Lane 0 Output Data Complement/True.

24, 25

SERDOUT1−,

SERDOUT1+

Output

Lane 1 Output Data Complement/True.

26, 27

SERDOUT2−,

SERDOUT2+

Output

Lane 2 Output Data Complement/True.

28, 29

SERDOUT3−,

SERDOUT3+

Output

Lane 3 Output Data Complement/True.

Device Under

Test (DUT)

Controls

PDWN/STBY

Input

Power-Down Input (Active High). The operation of this pin depends on the SPI

mode and can be configured as power-down or standby.

SDIO

Input/Output

SPI Serial Data Input/Output.

SCLK

Input

SPI Serial Clock.

CSB

Input

SPI Chip Select (Active Low).

To ensure proper ADC operation, connect AVDD1_SR and AGND separately from the AVDD1 and EPAD connection. For more information, see the Applications

Information section.

Rev. B | Page 13 of 91

AD6674 Datasheet(PDF) 13 Page - Analog Devices

AD6674 Datasheet(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

Datasheet Download

Link URL