| Electronic Components Datasheet Search |
|
MCP37231 Datasheet(PDF) 12 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP37231 Datasheet(HTML) 12 Page - Microchip Technology |
|
12 / 144 page ![]() MCP37231/21-200 AND MCP37D31/21-200 DS20005322D-page 12 2014-2016 Microchip Technology Inc. TABLE 1-2: PIN FUNCTION TABLE FOR TFBGA-121 Ball No. Name I/O Type Description A1 SDIO Digital Input/ Output SPI data input/output A2 VCM Analog Output Common-mode output voltage (900 mV) for analog input signal Connect a decoupling capacitor (0.1 µF)(1) A3 REF1+ Differential reference voltage 1 (+/-). Decoupling capacitors are embedded in the TFBGA package. Leave these pins floating. A4 REF1- A5 VBG Internal bandgap output voltage A decoupling capacitor (2.2 μF) is embedded in the TFBGA package. Leave this pin floating. A6 REF0+ Differential reference 0 (+/-) voltage. Decoupling capacitors are embedded in the TFBGA package. Leave these pins floating. A7 REF0- A8 GND Supply Common ground for analog and digital sections A9 A10 AIN4- Analog Input Channel 4 differential analog input (-) A11 AIN2+ Channel 2 differential analog input (+) B1 SCLK Digital Input SPI serial clock input B2 CS SPI Chip Select input B3 GND Supply Common ground for analog and digital sections B4 B5 SENSE Analog Input Analog input range selection. See Table 4-2 for SENSE voltage settings. B6 AVDD12 Supply Supply voltage input (1.2V) for analog section B7 B8 AVDD18 Supply voltage input (1.8V) for analog section B9 B10 AIN4+ Analog Input Channel 4 differential analog input (+) B11 AIN2- Channel 2 differential analog input (-) C1 WCK/OVR- (WCK) Digital Output WCK: Word clock sync digital output OVR: Input overrange indication digital output(2) C2 WCK/OVR+ (OVR) C3 GND Supply Common ground for analog and digital sections C4 C5 AVDD12 Supply voltage input (1.2V) for analog section C6 C7 C8 GND Common ground pin for analog and digital sections C9 C10 AIN6- Analog Input Channel 6 differential analog input (-) C11 AIN0+ Channel 0 differential analog input (+) D1 Q14/Q7- Digital Output Digital data output(3) CMOS = Q14 DDR LVDS = Q7- (Even bit first), Q15- (MSb byte first) Serialized LVDS = Q- for the first selected channel (n = 1) D2 Q15/Q7+ Digital data output(3) CMOS = Q15 DDR LVDS = Q7+ (Even bit first), Q15+ (MSb byte first) Serialized LVDS = Q+ for the first selected channel (n = 1) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |