DS26401 datasheet(254/309 Pages) DALLAS

254 / 309 page

DS26401 Octal T1/E1/J1 Framer

254

11.17.3 FIFO Information

The Transmit FIFO Buffer Available register indicates the number of bytes that can be written into the transmit

FIFO. The count form this register informs the host as to how many bytes can be written into the transmit FIFO

without overflowing the buffer. This is a real-time register. The count shall remain valid and stable during the read

cycle.

TFBA

Transmit HDLC FIFO Buffer Available

1B3h + (200h x n) : where n = 0 to 7, for Ports 1 to 8

Bit #

Name

—

TFBA6

TFBA5

TFBA4

TFBA3

TFBA2

TFBA1

TFBA0

Default

Bits 0–6 / Transmit FIFO Bytes Available (TFBAO to TFBA6).

TFBA0 is the LSB.

THF

Transmit HDLC FIFO

1B4h + (200h x n) : where n = 0 to 7, for Ports 1 to 8

Bit #

Name

THD7

THD6

THD5

THD4

THD3

THD2

THD1

THD0

Default

Bit 0 / Transmit HDLC Data Bit 0 (THD0).

LSB of a HDLC packet data byte.

Bit 1 / Transmit HDLC Data Bit 1 (THD1)

Bit 2 / Transmit HDLC Data Bit 2 (THD2)

Bit 3 / Transmit HDLC Data Bit 3 (THD3)

Bit 4 / Transmit HDLC Data Bit 4 (THD4)

Bit 5 / Transmit HDLC Data Bit 5 (THD5)

Bit 6 / Transmit HDLC Data Bit 6 (THD6)

Bit 7 / Transmit HDLC Data Bit 7 (THD7).

MSB of a HDLC packet data byte.

DS26401 Datasheet(PDF) 254 Page - Dallas Semiconductor

DS26401 Datasheet(HTML) 254 Page - Dallas Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL