 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
TDA2EX Datasheet(PDF) 129 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TDA2EX Datasheet(HTML) 129 Page - Texas Instruments |
|
|
129 / 391 page  129 TDA2EG-17 www.ti.com SPRS969B – AUGUST 2016 – REVISED JUNE 2017 Submit Documentation Feedback Product Folder Links: TDA2EG-17 Specifications Copyright © 2016–2017, Texas Instruments Incorporated Table 5-8. IQ1833 Buffers DC Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER MIN NOM MAX UNIT Signal Names in MUXMODE 0: tclk; Balls: K21; 1.8-V Mode VIH Input high-level threshold (Does not meet JEDEC VIH) 0.75 × VDDS V VIL Input low-level threshold (Does not meet JEDEC VIL) 0.25 × VDDS V VHYS Input hysteresis voltage 100 mV IIN Input current at each I/O pin 2 11 µA CPAD Pad capacitance (including package capacitance) 1 pF 3.3-V Mode VIH Input high-level threshold (Does not meet JEDEC VIH) 2.0 V VIL Input low-level threshold (Does not meet JEDEC VIL) 0.6 V VHYS Input hysteresis voltage 400 mV IIN Input current at each I/O pin 5 11 µA CPAD Pad capacitance (including package capacitance) 1 pF Table 5-9. IHHV1833 Buffers DC Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER MIN NOM MAX UNIT Signal Names in MUXMODE 0: porz / wakeup3 / wakeup0; Balls: AB10/AC10/F19; 1.8-V Mode VIH Input high-level threshold 1.2 V VIL Input low-level threshold 0.4 V VHYS Input hysteresis voltage 40 mV IIN Input current at each I/O pin 0.02 1 µA CPAD Pad capacitance (including package capacitance) 1 pF 3.3-V Mode VIH Input high-level threshold 1.2 V VIL Input low-level threshold 0.4 V VHYS Input hysteresis voltage 40 mV IIN Input current at each I/O pin 5 8 µA CPAD Pad capacitance (including package capacitance) 1 pF Table 5-10. LVCMOS CSI2 DC Electrical Characteristics over operating free-air temperature range (unless otherwise noted) PARAMETER MIN NOM MAX UNIT Signals MUXMODE0 : csi2_0_dx[2:0]; csi2_0_dy[2:0]; Bottom Balls: AC1 / AB2 / AD1 / AC2 / AE2 / AD2 MIPI D-PHY Mode Low-Power Receiver (LP-RX) VIH Input high-level voltage 880 1350 mV VIL Input low-level voltage 550 mV VITH Input high-level threshold 880 mV VITL Input low-level threshold 550 mV VHYS Input hysteresis 25 mV MIPI D-PHY Mode Ultralow Power Receiver (ULP-RX) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
