Electronic Components Datasheet Search
  English  ▼

X  

ST2202 Datasheet(PDF) 12 Page - List of Unclassifed Manufacturers

Part # ST2202
Description  8 BIT Integrated Microcontroller with 256K Bytes ROM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

ST2202 Datasheet(HTML) 12 Page - List of Unclassifed Manufacturers

Back Button ST2202 Datasheet HTML 8Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 9Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 10Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 11Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 12Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 13Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 14Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 15Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 16Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 65 page
background image
Sitronix
ST2202
Ver 2.0a
12/65
2003-May-05
8
8.. IIN
NT
TE
ER
RR
RU
UP
PT
T C
CO
ON
NT
TR
RO
OL
LL
LE
ER
R
The ST2202 supports 11 hardware internal/external interrupts
as well as one software interrupt Brk. There are 12 exception
vectors for these interrupts and another one for reset. All
interrupts are controlled by interrupt disable flag “I” (bit2 of
status register P), and initiate if “I” equals “0”. Hardware
interrupts are further controlled by interrupt enable register
IENA. Setting bits of IENA enables respective interrupts.
The interrupt controller owns one priority arbitrator. When more
than one interrupts happen at the same time, the one with
lower priority number will be executed first. Refer to TABLE 8-1
for priorities of interrupts.
Once an interrupt event was enabled and then happens, the
CPU wakes up (if in either wait mode), and associated bit of
interrupt request register (IREQ) will be set. If “I” flag is cleared,
the related vector will be fetched and then the interrupt service
routine (ISR) will be executed. Interrupt request flag can be
cleared by two methods. One is to write “0” to IREQ, the other
is to initiate related interrupt service routine. Hardware will
automatically clear the Interrupt request flag. All interrupt
vectors are listed in TABLE 8-1.
TABLE 8-1 Interrupt Vectors
Name
Signal Source
Vector Address
Priority
Description
BRK
Internal
$7FFF,$7FFE
1
Software BRK operation vector
RESET
External
$7FFD,$7FFC
0
Reset vector
-
-
$7FFB,$7FFA
-
Reserved
INTX
External
$7FF9,$7FF8
6
PC0 edge interrupt
DAC
Internal
$7FF7,$7FF6
7
Reload DAC data interrupt
T0
Internal/External
$7FF5,$7FF4
8
Timer0 interrupt
T1
Internal/External
$7FF3,$7FF2
9
Timer1 interrupt
PT
External
$7FF1,$7FF0
10
Port-A transition interrupt
BT
Internal
$7FEF,$7FEE
11
Base Timer interrupt
LCD
Internal
$7FED,$7FEC
12
LCD Frame interrupt
-
-
$7FEB,$7FEA
-
Reserved
STX
External
$7FE9,$7FE8
2
SPI transmit buffer empty interrupt
SRX
External
$7FE7,$7FE6
3
SPI receive buffer ready interrupt
UTX
External
$7FE5,$7FE4
4
UART receiver interrupt
URX
External
$7FE3,$7FE2
5
UART transmitter interrupt
TABLE 8-2 Interrupt Request Register (IREQ)
Address Name
R/W
Bit 7/15 Bit 6/14 Bit 5/13 Bit 4/12 Bit 3/11 Bit 2/10
Bit 1/9
Bit 0/8
Default
$03C
IREQL
R/W
-
IRLCD
IRBT
IRPT
IRT1
IRT0
IRDAC
IRX
-000 0000
$03D
IREQH
R/W
-
-
-
-
IRURX
IRUTX
IRSRX
IRSTX
- - - - 0000
Bit 0: IRX: INTX interrupt request bit
1 = INTX edge interrupt occurs
0 = INTX edge interrupt doesn’t occur
Bit 1: IRDAC: DAC reload interrupt request bit
1 = DAC time out interrupt occurs
0 = DAC time out interrupt doesn’t occur
Bit 2: IRT0: Timer0 interrupt request bit
1 = Timer0 overflow interrupt occurs
0 = Timer0 overflow interrupt doesn’t occur
Bit 3: IRT1: Timer1 interrupt request bit
1 = Timer1 overflow interrupt occurs
0 = Timer1 overflow interrupt doesn’t occur
Bit 4: IRPT: Port-A interrupt request bit
1 = Port-A transition interrupt occurs
0 = Port-A transition interrupt doesn’t occur
Bit 5: IRBT: Base Timer interrupt request bit
1 = Time base interrupt occurs
0 = Time base interrupt doesn’t occur
Bit 6: IRLCD: LCD frame Interrupt request bit
1 = LCD Frame interrupt occurs
0 = LCD Frame interrupt doesn’t occur
Bit 8: IRSTX: SPI transmitter interrupt request bit
1 = SPI transmit buffer is empty
0 = SPI transmit buffer is occupied
Bit 9: IRSRX: SPI receiver interrupt request bit
1 = SPI receive buffer is ready
0 = SPI receive buffer is not ready
Bit 10: IRUTX: UART transmitter interrupt request bit
1 = UART data transmission completes
0 = UART data transmission not completes
Bit 11: IRURX: UART receiver interrupt request bit
1 = UART data receiving completes
0 = UART data receiving not completes



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com