Electronic Components Datasheet Search
  English  ▼

X  

ST2202 Datasheet(PDF) 17 Page - List of Unclassifed Manufacturers

Part # ST2202
Description  8 BIT Integrated Microcontroller with 256K Bytes ROM
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC - List of Unclassifed Manufacturers

ST2202 Datasheet(HTML) 17 Page - List of Unclassifed Manufacturers

Back Button ST2202 Datasheet HTML 13Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 14Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 15Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 16Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 17Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 18Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 19Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 20Page - List of Unclassifed Manufacturers ST2202 Datasheet HTML 21Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 65 page
background image
Sitronix
ST2202
Ver 2.0a
17/65
2003-May-05
9.1.1 Port-A Interrupt De-bounce
The ST2202 has a hardware de-bounce block for Port-A
interrupt. It is enabled with “1” and disable with “0” of PDBN
(PMCR[6]). The de-bounce function is activated after first
Port-A transition is detected. It uses OSCX as the sampling
clock. The de-bounce time is OSCX x 512 cycles (about 15.6
ms). Data filtered by de-bounce presents a stable state, then
the interrupt can be issued.
TABLE 9-8 Port Miscellaneous Control Register (PMCR)
Address Name
R/W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
$00F
PMCR
R/W
PULL
PDBN
INTEG
CSM1
CSM0
TO2
TO1
TO0
1000 0000
Bit 6: PDBN : Enable Port-A interrupt de-bounce
1 = De-bounce for Port-A interrupt
0 = No de-bounce for Port-A interrupt
9.2 External Interrupt
PC0 plays another function of external edge-sensitive interrupt
source. Falling or rising edge is controlled by INTEG(PMCR[5]).
Steps and program example are shown below.
Steps for INTX interrupt operation:
1.
Set PC0 to input mode. (PCC[0])
2.
Set PF0 to “1”
3.
Select edge level. (INTEG)
4.
Clear INTX interrupt request flag. (IRX)
5.
Set INTX interrupt enable bits. (IEX)
6.
Clear CPU interrupt mask flag (I).
Example:
.
.
RMB0
<PCC
; Set input mode.
SMB0
<PFC
; Enable INTX function
SMB5
<PMCR
; Rising edge.
RMB0
<IREQ
; Clear IRQ flag.
SMB0
<IENA
; Enable INTX interrupt.
CLI
.
TABLE 9-9 Port Miscellaneous Control Register (PMCR)
Address Name
R/W
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
$00F
PMCR
R/W
PULL
PDBN
INTEG
CSM1
CSM0
TO2
TO1
TO0
1000 0000
Bit 5: INTEG : Edge options of external interrupt
1 = External interrupt is rising edge triggered
0 = External interrupt is falling edge triggered



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com