AD9174 datasheet(42/164 Pages) AD

42 / 164 page

AD9174

Data Sheet

Rev. A | Page 42 of 164

3. If Subclass 1, configure the SYSREF± settings as follows:

a. Set Register 0x039 (SYSREF± jitter window). See Table 24

for settings.

b. Set Register 0x036 = SYSREF_COUNT. Leave the

setting as 0 to bypass.

4. Perform a one-shot sync.

a. Set Register 0x03A = 0x00. Clear one-shot mode if

already enabled.

b. Set Register 0x03A = 0x02. Enable one-shot sync

mode.

5. If Subclass 1, send a SYSREF± edge. If pulse counting,

multiple SYSREF± edges are required. Sending SYSREF±

edges triggers the synchronization.

6. Read back the SYNC_ROTATION_DONE bit

(Register 0x03A, Bit 4) to confirm the rotation occurred.

Resynchronizing LMFC Signals

If desired, the sync procedure can be repeated to realign the

LMFC clock to the reference signal by repeating Step 2 to

Step 6, described in the Sync Procedure section. When the

one-shot sync is armed (writing Register 0x03A = 0x02), the

SYNCOUTx± signals deassert to drop the JESD204B links and

reassert after the rotation completes.

Deterministic Latency

JESD204B systems contain various clock domains distributed

throughout. Data traversing from one clock domain to a

different clock domain can lead to ambiguous delays in the

JESD204B link. These ambiguities lead to nonrepeatable

latencies across the link from power cycle to power cycle with

each new link establishment. Section 6 of the JESD204B

specification addresses the issue of deterministic latency with

mechanisms defined as Subclass 1 and Subclass 2.

The AD9174 supports JESD204B Subclass 0 and Subclass 1

operation, but not Subclass 2. Write the subclass to

Subclass 0

Subclass 0 mode provides deterministic latency to within

several PCLK cycles. It does not require any signal on the

SYSREF± pins, which can be left disconnected.

Subclass 0 still requires that all lanes arrive within the same LMFC

cycle and the dual DACs must be synchronized to each other.

Subclass 1

This mode gives deterministic latency and allows the link to be

synchronized to within a few DAC clock cycles. Across the full

operating range, for both supply and temperature, it is within

±2.5 DAC clock periods for a 6 GHz DAC clock rate or ±4 DAC

clock periods for a 12.6 GHz DAC clock rate. If both supply and

temperature stability are maintained, the link can be

synchronized to within ±1.5 DAC clock periods for a 6 GHz

DAC clock rate or ±2.5 DAC clock periods for a 12.6 GHz DAC

clock rate. Achieving this latency requires an external, low jitter

SYSREF± signal that is accurately phase aligned to the DAC clock.

Deterministic Latency Requirements

Several key factors are required for achieving deterministic

latency in a JESD204B Subclass 1 system, as follows:

•

The SYSREF± signal distribution skew within the system

must be less than the desired uncertainty.

•

The total latency variation across all lanes, links, and

devices must be ≤12 PCLK periods, which includes both

variable delays and the variation in fixed delays from lane

to lane, link to link, and device to device in the system.

ILAS

FIXED DELAY

VARIABLE

DELAY

POWER CYCLE

VARIANCE

DATA

LMFC

ALIGNED DATA

AT Rx OUTPUT

DATA AT

Tx INPUT

DATA

DSP

CHANNEL

LOGIC DEVICE

(JESD204B Tx)

JESD204B Rx

DAC

LINK DELAY = DELAYFIXED + DELAYVARIABLE

Figure 63. JESD204B Link Delay = Fixed Delay + Variable Delay

AD9174 Datasheet(PDF) 42 Page - Analog Devices

AD9174 Datasheet(HTML) 42 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL