| Electronic Components Datasheet Search |
|
DS3173N Datasheet(PDF) 25 Page - Dallas Semiconductor |
|
|
|||||||||||||||||||||||||||||
DS3173N Datasheet(HTML) 25 Page - Dallas Semiconductor |
|
25 / 232 page ![]() DS3171/DS3172/DS3173/DS3174 25 of 230 8 PIN DESCRIPTIONS Note: In JTAG mode, all digital pins are bidirectional to increase the effectiveness of board level ATPG patterns for isolation of interconnect failures. 8.1 Short Pin Descriptions Table 8-1. DS3174 Short Pin Descriptions n=1,2,3,4 (port number); Ipu (input with pullup), Oz (output tri-stateable), (needs an external pullup or pulldown resistor to keep from floating), Oa (Analog output), Ia (Analog input), IO (Bidirectional inout); all unused input pins without pullup should be tied low. PIN # NAME TYPE FUNCTION PORT 4 PORT 3 PORT 2 PORT 1 Line IO TLCLKn O Transmit Line Clock Output V11 C11 Y8 A8 TPOSn / TDATn O Transmit Positive AMI / Data V14 C14 V4 C4 TNEGn O Transmit Negative AMI W14 B14 U4 D4 TXPn Oa Transmit Positive analog W6 B6 M2 J2 TXNn Oa Transmit Negative analog Y6 A6 M1 J1 RLCLKn I Receive Clock Input Y12 A12 W8 B8 RXPn Ia Receive Positive analog W5 B5 R2 F2 RXNn Ia Receive Negative analog Y5 A5 R1 F1 RPOSn / RDATn Ia Positive AMI / Data W15 B15 Y3 A3 RNEGn / RLCVn Ia Negative AMI / Line Code Violation Y15 A15 W3 B3 DS3/E3 Overhead Interface TOHn I Transmit Overhead U11 D11 U8 D8 TOHENn I Transmit Overhead Enable T14 E14 T5 E5 TOHCLKn O Transmit Overhead Clock T11 E11 V8 C8 TOHSOFn O Transmit Overhead Start Of Frame T12 E12 V7 C7 ROHn O Receive Overhead T10 E10 U10 D10 ROHCLKn O Receive Overhead Clock T13 E13 U5 D5 ROHSOFn O Receive Overhead Start Of Frame U14 D14 Y2 B2 DS3/E3 Serial Data TCLKIn I Transmit Line Clock Input Y14 A14 W4 B4 TSOFIn I Transmit Start Of Frame Input U12 D12 W7 B7 TSERn I Transmit Serial Data V13 C13 T6 E6 TCLKOn / TGCLKn O Transmit Clock Output / Gapped Clock Y13 A13 U7 D7 TSOFOn / TDENn O Transmit Framer Start Of Frame / Data Enable V12 C12 Y7 A7 RSERn O Receive Serial Data W11 B11 T9 E9 RCLKOn / RGCLKn O Receive / Clock Output / Gapped Clock Y11 A11 U9 D9 RSOFOn / RDENn O Receive Framer Start Of Frame / Data Enable W12 B12 T8 E8 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |