Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 118 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 118 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 114Page - Microchip Technology CEC1712 Datasheet HTML 115Page - Microchip Technology CEC1712 Datasheet HTML 116Page - Microchip Technology CEC1712 Datasheet HTML 117Page - Microchip Technology CEC1712 Datasheet HTML 118Page - Microchip Technology CEC1712 Datasheet HTML 119Page - Microchip Technology CEC1712 Datasheet HTML 120Page - Microchip Technology CEC1712 Datasheet HTML 121Page - Microchip Technology CEC1712 Datasheet HTML 122Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 118 / 338 page
background image
CEC1712
DS00003416C-page 118
 2020-2021 Microchip Technology Inc.
10.0 UART
10.1
Introduction
The 16550 UART (Universal Asynchronous Receiver/Transmitter) is a full-function Serial Port that supports the stan-
dard RS-232 Interface.
10.2
References
• EIA Standard RS-232-C specification
10.3
Interface
This block is designed to be accessed externally via the pin interface and internally via a registered host interface.
10.4
Signal Description
FIGURE 10-1:
I/O DIAGRAM OF BLOCK
TABLE 10-1:
SIGNAL DESCRIPTION TABLE
Name
Direction
Description
DTR#
Output
Active low Data Terminal ready output for the Serial Port.
Handshake output signal notifies modem that the UART is ready to
transmit data. This signal can be programmed by writing to bit 1 of
the Modem Control Register (MCR).
Note:
Defaults to tri-state on V3_DUAL power on.
DCD#
Input
Active low Data Carrier Detect input for the serial port.
Handshake signal which notifies the UART that carrier signal is
detected by the modem. The CPU can monitor the status of DCD#
signal by reading bit 7 of Modem Status Register (MSR). A DCD#
signal state change from low to high after the last MSR read will set
MSR bit 3 to a 1. If bit 3 of Interrupt Enable Register is set, the inter-
rupt is generated when DCD # changes state.
Signal Description
UART
Interrupts
Power, Clocks and Reset
Host Interface



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com