Electronic Components Datasheet Search
  English  ▼

X  

AT91 Datasheet(PDF) 101 Page - ATMEL Corporation

Part # AT91
Description  ARM® Thumb® Microcontrollers
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT91 Datasheet(HTML) 101 Page - ATMEL Corporation

Back Button AT91 Datasheet HTML 97Page - ATMEL Corporation AT91 Datasheet HTML 98Page - ATMEL Corporation AT91 Datasheet HTML 99Page - ATMEL Corporation AT91 Datasheet HTML 100Page - ATMEL Corporation AT91 Datasheet HTML 101Page - ATMEL Corporation AT91 Datasheet HTML 102Page - ATMEL Corporation AT91 Datasheet HTML 103Page - ATMEL Corporation AT91 Datasheet HTML 104Page - ATMEL Corporation AT91 Datasheet HTML 105Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 153 page
background image
101
AT91X40 Series
1354D–ATARM–08/02
Receiver
Asynchronous Receiver
The USART is configured for asynchronous operation when SYNC = 0 (bit 7 of
US_MR). In Asynchronous Mode, the USART detects the start of a received character
by sampling the RXD signal until it detects a valid start bit. A low level (space) on RXD is
interpreted as a valid start bit if it is detected for more than 7 cycles of the sampling
clock, which is 16 times the baud rate. Hence a space which is longer than 7/16 of the
bit period is detected as a valid start bit. A space which is 7/16 of a bit period or shorter
is ignored and the receiver continues to wait for a valid start bit.
When a valid start bit has been detected, the receiver samples the RXD at the theoreti-
cal mid-point of each bit. It is assumed that each bit lasts 16 cycles of the sampling clock
(one bit period) so the sampling point is 8 cycles (0.5 bit periods) after the start of the bit.
The first sampling point is therefore 24 cycles (1.5 bit periods) after the falling edge of
the start bit was detected. Each subsequent bit is sampled 16 cycles (1 bit period) after
the previous one.
Figure 38. Asynchronous Mode: Start Bit Detection
Figure 39. Asynchronous Mode: Character Reception
16 x Baud
Rate Clock
RXD
True Start
Detection
D0
Sampling
D0
D1
D2
D3
D4
D5
D6
D7
RXD
True Start Detection
Sampling
Parity Bit
Stop Bit
Example: 8-bit, parity enabled 1 stop
1 bit
period
0.5 bit
periods



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com