| Electronic Components Datasheet Search |
|
VNF9D5F Datasheet(PDF) 73 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VNF9D5F Datasheet(HTML) 73 Page - STMicroelectronics |
|
73 / 106 page ![]() Table 51. Dynamic characteristics Symbol Parameter Test conditions Min. Typ. Max. Unit fC SPI clock frequency Duty cycle = 50% 2 4 8 MHz tWHCH CSN timeout: time to release SDO bus 30 70 ms tWDTB Watchdog toggle bit timeout 30 - 70 ms tSLCH CSN low setup time 60 ns tSHCH CSN high setup time 600 ns tDVCH Data in setup time 10 ns tCHDX Data in hold time 15 ns tCH Clock high time 60 ns tCL Clock low time - 60 - - ns tCLQV Clock low to output valid COUT = 1 nF 75 ns tQLQH Output rise time COUT = 1 nF 55 ns tQHQL Output fall time COUT = 1 nF 55 ns tWU Rising edge of VREG to first allowed communication 3 26 µs tstdby_out_CSN Minimum time during which CSN must be toggled low to go out of STDBY mode 2 15 120 µs tstdby_out_STBYNOT Minimum time during which STBY_NOT must be toggled high to go out of STDBY mode 2 15 120 µs tSCLK(1) SCK setup time before CSN rising 20 ns tCSNQV(1) CSN low to output valid 200 ns tCSNQT(1) CSN high to output tristate 200 ns 1. Parameter specified by design and evaluated by characterization, not tested in production. VNF9D5F Electrical specifications DS13946 - Rev 6 page 73/106 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |