Electronic Components Datasheet Search
  English  ▼

X  

PM73121 Datasheet(PDF) 90 Page - PMC-Sierra, Inc

Part # PM73121
Description  AAL1 Segmentation And Reassembly Processor
PDF  223 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PMC [PMC-Sierra, Inc]
Direct Link  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM73121 Datasheet(HTML) 90 Page - PMC-Sierra, Inc

Back Button PM73121 Datasheet HTML 86Page - PMC-Sierra, Inc PM73121 Datasheet HTML 87Page - PMC-Sierra, Inc PM73121 Datasheet HTML 88Page - PMC-Sierra, Inc PM73121 Datasheet HTML 89Page - PMC-Sierra, Inc PM73121 Datasheet HTML 90Page - PMC-Sierra, Inc PM73121 Datasheet HTML 91Page - PMC-Sierra, Inc PM73121 Datasheet HTML 92Page - PMC-Sierra, Inc PM73121 Datasheet HTML 93Page - PMC-Sierra, Inc PM73121 Datasheet HTML 94Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 223 page
background image
PM73121 AAL1gator II
PMC-Sierra, Inc.
PMC-980620
,VVXH
AAL1 SAR Processor
Data Sheet
QSPQSD@U6S`Ã6I9Ã8PIAD9@IUD6GÃUPÃQH8TD@SS6ÃDI8Ã6I9ÃAPSÃDUTÃ8VTUPH@ST¶ÃDIU@SI6GÃVT@

The AAL1gator II provides the receive buffer frame difference for an external circuit to generate
an adaptive TL_CLK signal. The general mechanism is often termed “buffer centering”. A clock
delta value is determined externally by subtracting the nominal frame difference (value of R_
CDVT) from the actual receive buffer frame difference. This delta value is then transformed into
the frequency selection for an external TL_CLK frequency synthesizer. The closed-loop action of
this circuit causes the delta value to find a center point. When the delta is above the center point,
there is too much data buffered and the TL_CLK frequency must be increased. When the delta is
below the center point, there is too little data buffered and the TL_CLK frequency must be
decreased.
As mentioned in the ATM Forum CES Standard Specification (refer to Appendix B, “Refer-
ences”, on page 203), the adaptive clock recovery algorithm does not meet the T1/E1 clock wan-
der requirements. See Figure 52, which shows a direct adaptive clocking implementation.
3
0
0
frame_diff(8)
frame_diff(7)
2
frame_diff(6)
frame_diff(5)
frame_diff(4)
frame_diff(3)
1
frame_diff(2)
frame_diff(1)
frame_diff(0)
0
0
0000
NOTES:
•
The 9-bit frame_diff value gives the number of frames currently stored in the rx frame buffer.
For UDF-ML mode, frame_diff is expressed in 256-bit increments.
•
The cell_vci(7:5) identifies the eight line numbers.
•
The cell_vci(4:0) bits can be ignored in UDF-ML mode.
•
The frame difference values for each queue are played out in sequence 5 to 0 every time a
cell is received and a valid frame difference can be calculated.
Table 4.
Frame Difference (Continued)
SRTS_LINE(3:0)
Value
SRTS_DOUT(3:0) Value
3210



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com