Electronic Components Datasheet Search
  English  ▼

X  

TMPR3911 Datasheet(PDF) 248 Page - Toshiba Semiconductor

Part # TMPR3911
Description  32-Bit TX System RISC TX39 Family
PDF  462 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TOSHIBA [Toshiba Semiconductor]
Direct Link  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR3911 Datasheet(HTML) 248 Page - Toshiba Semiconductor

Back Button TMPR3911 Datasheet HTML 244Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 245Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 246Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 247Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 248Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 249Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 250Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 251Page - Toshiba Semiconductor TMPR3911 Datasheet HTML 252Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 248 / 462 page
background image
Chapter 11 Magicbus Module
11-8
÷16/÷32
RX BIT
COUNTER
CMD WORD
DET
LOGIC
RX
BUFFER
STATUS
LOGIC
DECODE
RX CNT
LOAD
LOGIC
DECODE
÷16/÷32
TX BIT
COUNTER
ENBYTEWAIT
ENWORDWAIT
PRGM TX
INTER-
PACKET
DELAY
COUNTER
TX BUFF AVAILABLE INT
TX ERROR INT
TX BUFF EMPTY INT
RX BUFF AVAILABLE INT
RX HOLD LOAD
CMD WORD
DETECT INT
BAUD CLOCK
WORD
VS.
LONG
WORD
VS.
LONG
6
8
5
TX
BUFFER
STATUS
LOGIC
DELAY
LOAD
LOGIC
DMA
LOGIC
ON/OFF
LOGIC
RX ERROR INT
TX CLOCK
SWAP CONTROL
SHUTDOWN
TX SHIFT LOAD
MBUS DMA REQ
MBUSON
BAUDRATE[7:0]
DELAYVAL[7:0]
RX CLOCK
ENMBUS
PRGM
BAUD RATE
GEN
Figure 11.3.4 Magicbus Control Logic
The Magicbus Receiver control logic consists of a Receive Bit Counter and a circuit for detecting the
receipt of a Command Word, whereby the clock and data signal functions are swapped. The Magicbus
Receiver circuitry (including the Receive Bit Counter and the Receive Shift Register) uses the receive
clock from the MBUSCLK port. This allows a peripheral to control the data rate of the Magicbus
Receiver (allowing support for slower peripherals), since the receiver uses the peripheral’s transmit
clock as it’s clock source.
The Receive Bit Counter is used to count the number of bits to be shifted into the Receive Shift
Register. This counter operates as a divide-by-16 (for word mode) or a divide-by-32 (for long mode),
and is also used to generate the load pulse for transferring the contents of the Receive Shift Register to
the Receive Holding Register.
The Command Word detect logic monitors the MBUSCLK and MBUSDATA input lines and
generates an interrupt (MBUSDETINT) whenever a Command Word is detected.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com