Electronic Components Datasheet Search
  English  ▼

X  

PCM5142 Datasheet(PDF) 47 Page - Texas Instruments

Part # PCM5142
Description  PCM514x 2-VRMS DirectPath™, 112/106-dB Audio Stereo DAC With 32-bit, 384-kHz PCM Interface
PDF  123 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM5142 Datasheet(HTML) 47 Page - Texas Instruments

Back Button PCM5142 Datasheet HTML 43Page - Texas Instruments PCM5142 Datasheet HTML 44Page - Texas Instruments PCM5142 Datasheet HTML 45Page - Texas Instruments PCM5142 Datasheet HTML 46Page - Texas Instruments PCM5142 Datasheet HTML 47Page - Texas Instruments PCM5142 Datasheet HTML 48Page - Texas Instruments PCM5142 Datasheet HTML 49Page - Texas Instruments PCM5142 Datasheet HTML 50Page - Texas Instruments PCM5142 Datasheet HTML 51Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 123 page
background image
PCM5141, PCM5142
www.ti.com
SLAS759B – AUGUST 2012 – REVISED JANUARY 2016
Everything else should be a division of the incoming SCK. This is done by setting DAC CLK Source Mux (SDAC
in Figure 65) to use SCK as a source, rather than the output of the SCK/PLL Mux. Code examples for this are
available in SLASE12.
When the Auto Clock Configuration bit is set (Page 0/ Register 0x25), no additional clocks configuration is
required. However, when setting custom PLL values and so forth, the target output rates should match those
shown in the recommended PLL values of Table 132.
8.3.6.2 Clock Slave Mode With Master and System Clock (SCK) Input (4 Wire I2S)
The PCM514x requires a system clock to operate the digital interpolation filters and advanced segment DAC
modulators. The system clock is applied at the SCK input and supports up to 50 MHz. The PCM514x system-
clock detection circuit automatically senses the system-clock frequency. Common audio sampling frequencies in
the bands of 8 kHz, 16 kHz, (32 kHz - 44.1 kHz - 48 kHz), (88.2kHz - 96kHz), (176.4 kHz - 192 kHz), and 384
kHz with ±4% tolerance are supported. Values in the parentheses are grouped when detected, (for example,
88.2 kHZ and 96 kHz are detected as double rate, and 32 kHz, 44.1 kHz and 48 kHz are detected as single
rate.)
In the presence of a valid bit SCK, BCK and LRCK in software mode, the device will auto-configure the clock tree
and PLL to drive the miniDSP as required.
The sampling frequency detector sets the clock for the digital filter, Delta Sigma Modulator (DSM) and the
Negative Charge Pump (NCP) automatically. Table 32 shows examples of system clock frequencies for common
audio sampling rates.
SCK rates that are not common to standard audio clocks, between 1 MHz and 50 MHz, are only supported in
software mode by configuring various PLL and clock-divider registers. This programmability allows the device to
become a clock master and drive the host serial port with LRCK and BCK, from a non-audio related clock (for
example, using 12 MHz to generate 44.1 kHz [LRCK] and 2.8224 MHz [BCK]).
Table 32. System Master Clock Inputs for Audio Related Clocks
SYSTEM CLOCK FREQUENCY (fSCK) (MHz)
SAMPLING
FREQUENCY
64 fS
128 fS
192 fS
256 fS
384 fS
512 fS
768 fS
1024 fS
1152 fS
1536 fS
2048 fS
3072 fS
8 kHz
–
(1)
1.024
(2)
1.536
(2)
2.048
3.072
4.096
6.144
8.192
9.216
12.288
16.384
24.576
16 kHz
–
(1)
2.048
(2)
3.072
(2)
4.096
6.144
8.192
12.288
16.384
18.432
24.576
36.864
49.152
32 kHz
–
(1)
4.096
(2)
6.144
(2)
8.192
12.288
16.384
24.576
32.768
36.864
49.152
–
(1)
–
(1)
44.1 kHz
–
(1)
5.6488
(2)
8.4672
(2)
11.2896
16.9344
22.5792
33.8688
45.1584
–
(1)
–
(1)
–
(1)
–
(1)
48 kHz
–
(1)
6.144
(2)
9.216
(2)
12.288
18.432
24.576
36.864
49.152
–
(1)
–
(1)
–
(1)
–
(1)
88.2 kHz
–
(1)
11.2896
(2)
16.9344
22.5792
33.8688
45.1584
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
96 kHz
–
(1)
12.288
(2)
18.432
24.576
36.864
49.152
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
176.4 kHz
–
(1)
22.579
33.8688
45.1584
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
192 kHz
–
(1)
24.576
36.864
49.152
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
384 kHz
24.576
49.152
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
–
(1)
(1)
This system clock rate is not supported for the given sampling frequency.
(2)
This system clock rate is supported by PLL mode.
See Timing Requirements: PCM Audio Data for clock timing requirements.
Copyright © 2012–2016, Texas Instruments Incorporated
Submit Documentation Feedback
47
Product Folder Links: PCM5141 PCM5142



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com