Electronic Components Datasheet Search
  English  ▼

X  

HD64F36049 Datasheet(PDF) 279 Page - Renesas Technology Corp

Part # HD64F36049
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series
PDF  562 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 279 Page - Renesas Technology Corp

Back Button HD64F36049 Datasheet HTML 275Page - Renesas Technology Corp HD64F36049 Datasheet HTML 276Page - Renesas Technology Corp HD64F36049 Datasheet HTML 277Page - Renesas Technology Corp HD64F36049 Datasheet HTML 278Page - Renesas Technology Corp HD64F36049 Datasheet HTML 279Page - Renesas Technology Corp HD64F36049 Datasheet HTML 280Page - Renesas Technology Corp HD64F36049 Datasheet HTML 281Page - Renesas Technology Corp HD64F36049 Datasheet HTML 282Page - Renesas Technology Corp HD64F36049 Datasheet HTML 283Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 279 / 562 page
background image
Section 14 Timer Z
Rev. 3.00 Mar. 15, 2006 Page 247 of 526
REJ09B0060-0300
14.4.4
Synchronous Operation
In synchronous operation, the values in a number of TCNT counters can be rewritten
simultaneously (synchronous presetting). Also, a number of TCNT counters can be cleared
simultaneously by making the appropriate setting in TCR (synchronous clearing). Synchronous
operation enables GR to be increased with respect to a single time base.
Figure 14.19 shows an example of the synchronous operation setting procedure.
No
Yes
Synchronous operation
selection
Clearing
source generation
channel?
Set synchronous
operation
Select counter
clearing source
Synchronous presetting
Set TCNT
Synchronous clearing
[1]
[2]
[3]
Select counter
clearing source
[4]
Start counter operation
[5]
Start counter operation
[5]
[1] Set the SYNC bits in TMDR to 1.
[2] When a value is written to either of the TCNT counters, the same value is simultaneously written to the
other TCNT counter.
[3] Set bits CCLR1 and CCLR0 in TCR to specify counter clearing by compare match/input capture.
[4] Set bits CCLR1 and CCLR0 in TCR to designate synchronous clearing for the counter clearing source.
[5] Set the STR bit in TSTR to 1 to start the count operation.
<Synchronous presetting>
<Synchronous clearing>
<Counter clearing>
Figure 14.19 Example of Synchronous Operation Setting Procedure



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com