Electronic Components Datasheet Search
  English  ▼

X  

HD64F36049 Datasheet(PDF) 300 Page - Renesas Technology Corp

Part # HD64F36049
Description  Renesas 16-Bit Single-Chip Microcomputer H8 Family / H8/300H Tiny Series
PDF  562 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F36049 Datasheet(HTML) 300 Page - Renesas Technology Corp

Back Button HD64F36049 Datasheet HTML 296Page - Renesas Technology Corp HD64F36049 Datasheet HTML 297Page - Renesas Technology Corp HD64F36049 Datasheet HTML 298Page - Renesas Technology Corp HD64F36049 Datasheet HTML 299Page - Renesas Technology Corp HD64F36049 Datasheet HTML 300Page - Renesas Technology Corp HD64F36049 Datasheet HTML 301Page - Renesas Technology Corp HD64F36049 Datasheet HTML 302Page - Renesas Technology Corp HD64F36049 Datasheet HTML 303Page - Renesas Technology Corp HD64F36049 Datasheet HTML 304Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 300 / 562 page
background image
Section 14 Timer Z
Rev. 3.00 Mar. 15, 2006 Page 268 of 526
REJ09B0060-0300
d. Buffer operation is used and other than TPSC2 = TPSC1 = TPSC0 = 0
Write a value which satisfies GRA_0 + 1 < GR < H'FFFF to the buffer register. A
waveform with a duty cycle of 0% can be output. However, a waveform with a duty
cycle of 100% cannot be output using the buffer operation. Also, the buffer operation
cannot be used to change duty cycles while a waveform with a duty cycle of 100% is
being output. For details on buffer operation, see section 14.4.8, Buffer Operation.
14.4.8
Buffer Operation
Buffer operation differs depending on whether GR has been designated for an input capture
register or an output compare register, or in reset synchronous PWM mode or complementary
PWM mode.
Table 14.8 shows the register combinations used in buffer operation.
Table 14.8
Register Combinations in Buffer Operation
General Register
Buffer Register
GRA
GRC
GRB
GRD
1. When GR is an output compare register
When a compare match occurs, the value in the buffer register of the corresponding channel is
transferred to the general register.
This operation is illustrated in figure 14.35.
Buffer register
Comparator
TCNT
General
register
Compare match signal
Figure 14.35 Compare Match Buffer Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com