SH7101 datasheet(116/486 Pages) RENESAS

116 / 486 page

6. Interrupt Controller (INTC)

Rev.2.00 Sep. 27, 2007 Page 82 of 448

REJ09B0394-0200

Program

execution state

Interrupt?

NMI?

I3 to I0

≤

level 14?

Level 14

interrupt?

Level 1

interrupt?

I3 to I0

≤

level 13?

I3 to I0

level 0?

Yes

IRQOUT = low

Save SR to stack

Copy accept-interrupt

level to I3 to I0

IRQOUT = high

Read exception

vector table

Branch to exception

service routine

Level 15

interrupt?

Notes: I3 to I0 are Interrupt mask bits of status register (SR) in the CPU

IRQOUT is the same signal as interrupt request signal to the CPU (see figure 6.1).

Therefore,

IRQOUT is output when the request priority level is higher than the level in bits I3–I0 of SR.

When the accepted interrupt is sensed by edge, a high level is output from the

IRQOUT pin at the moment when

the CPU starts interrupt exception processing instead of instruction execution (namely, before saving SR to stack).

However, if the interrupt controller accepts an interrupt with a higher priority than the interrupt just to be accepted

and has output an interrupt request to the CPU, the

IRQOUT pin holds low level.

Save PC to stack

Figure 6.3 Interrupt Sequence Flowchart

SH7101 Datasheet(PDF) 116 Page - Renesas Technology Corp

SH7101 Datasheet(HTML) 116 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL