SH7101 datasheet(132/486 Pages) RENESAS

132 / 486 page

8. Multi-Function Timer Pulse Unit (MTU)

Rev.2.00 Sep. 27, 2007 Page 98 of 448

REJ09B0394-0200

8.3.1

Timer Control Register (TCR)

The TCR registers are 8-bit readable/writable registers that control the TCNT operation for each

channel. The MTU has a total of five TCR registers, one for each channel (channel 0 to 4). TCR

Bit

Bit Name

Initial

value

R/W

Description

CCLR2

CCLR1

CCLR0

R/W

Counter Clear 0 to 2

These bits select the TCNT counter clearing source. See

tables 8.3 and 8.4 for details.

CKEG1

CKEG0

R/W

Clock Edge 0 and 1

These bits select the input clock edge. When the input clock

is counted using both edges, the input clock period is

halved (e.g. P

φ /4 both edges = φ /2 rising edge). If phase

counting mode is used on channels 1 and 2, this setting is

ignored and the phase counting mode setting has priority.

Internal clock edge selection is valid when the input clock is

φ /4 or slower. When Pφ /1, or the overflow/underflow of

another channel is selected for the input clock, although

values can be written, counter operation compiles with the

initial value.

00: Count at rising edge

01: Count at falling edge

1X: Count at both edges

Legend:

X: Don't care

TPSC2

TPSC1

TPSC0

R/W

Time Prescaler 0 to 2

These bits select the TCNT counter clock. The clock source

can be selected independently for each channel. See tables

8.5 to 8.8 for details.

SH7101 Datasheet(PDF) 132 Page - Renesas Technology Corp

SH7101 Datasheet(HTML) 132 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL