SH7101 datasheet(136/486 Pages) RENESAS

136 / 486 page

8. Multi-Function Timer Pulse Unit (MTU)

Rev.2.00 Sep. 27, 2007 Page 102 of 448

REJ09B0394-0200

8.3.2

Timer Mode Register (TMDR)

The TMDR registers are 8-bit readable/writable registers that are used to set the operating mode of

each channel. The MTU has five TMDR registers, one for each channel. TMDR register settings

should be changed only when TCNT operation is stopped.

Bit

Bit Name

Initial

value

R/W

Description

7, 6

⎯

All 1

⎯

Reserved

These bits are always read as 1, and should only be

written with 1.

BFB

R/W

Buffer Operation B

Specifies whether TGRB is to operate in the normal

way, or TGRB and TGRD are to be used together for

buffer operation. When TGRD is used as a buffer

generated.

In channels 1 and 2, which have no TGRD, bit 5 is

reserved. It is always read as 0, and the write value

should always be 0.

0: TGRB and TGRD operate normally

1: TGRB and TGRD used together for buffer operation

BFA

R/W

Buffer Operation A

Specifies whether TGRA is to operate in the normal

way, or TGRA and TGRC are to be used together for

buffer operation. When TGRC is used as a buffer

generated.

In channels 1 and 2, which have no TGRC, bit 4 is

reserved. It is always read as 0, and the write value

should always be 0.

0: TGRA and TGRD operate normally

1: TGRA and TGRC used together for buffer operation

MD3

MD2

MD1

MD0

R/W

Modes 0 to 3

These bits are used to set the timer operating mode.

See table 8.9 for details.

SH7101 Datasheet(PDF) 136 Page - Renesas Technology Corp

SH7101 Datasheet(HTML) 136 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL