Electronic Components Datasheet Search
  English  ▼

X  

SH7021 Datasheet(PDF) 246 Page - Renesas Technology Corp

Part # SH7021
Description  SuperH??RISC engine
PDF  509 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7021 Datasheet(HTML) 246 Page - Renesas Technology Corp

Back Button SH7021 Datasheet HTML 242Page - Renesas Technology Corp SH7021 Datasheet HTML 243Page - Renesas Technology Corp SH7021 Datasheet HTML 244Page - Renesas Technology Corp SH7021 Datasheet HTML 245Page - Renesas Technology Corp SH7021 Datasheet HTML 246Page - Renesas Technology Corp SH7021 Datasheet HTML 247Page - Renesas Technology Corp SH7021 Datasheet HTML 248Page - Renesas Technology Corp SH7021 Datasheet HTML 249Page - Renesas Technology Corp SH7021 Datasheet HTML 250Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 246 / 509 page
background image
230 RENESAS
10.2.4
Timer Function Control Register (TFCR)
The timer function control register (TFCR) is an 8-bit read/write register that selects
complementary PWM/reset-synchronized PWM for channels 3 and 4 and sets the buffer operation.
TFCR is initialized on a reset or standby mode to H'C0 or H'40.
Bit:
7
6
5
4
3
2
1
0
Bit name:
——
CMD1
CMD0
BFB4
BFA4
BFB3
BFA3
Initial value:
*
1
0
0
0
0
0
0
R/W:
——
R/W
R/W
R/W
R/W
R/W
R/W
Note:
Undefined
•
Bits 7 and 6 (reserved): Bit 7 is read as undefined. Bit 6 is always read as 1. The write value to
bit 7 should be 0 or 1. The write value to bit 6 should always be 1.
•
Bits 5 and 4 (combination mode 1 and 0 (CMD1 and CMD0)): CMD1 and CMD0 select the
complementary PWM mode or reset-synchronized mode for channels 3 and 4. Set the
complementary PWM/reset-synchronized PWM mode while the timer counter (TCNT) being
used is off. When these bits are used to set the complementary PWM/reset-synchronized PWM
mode, they take priority over the PWM4 and PWM3 bits of the TMDR. While the
complementary PWM/reset-synchronized PWM mode settings and the SYNC4 and SYNC3 bit
settings of the timer synchro register (TSNC) are valid simultaneously, when the
complementary PWM mode is set, channels 3 and 4 should not be set to operate
simultaneously (SYNC 4 and SYNC 3 bits of TSNC should not both be set to 1).
Bit 5: CMD1
Bit 4: CMD0
Description
0
0
Channels 3 and 4 operate normally (initial value)
1
Channels 3 and 4 operate normally
1
0
Channels 3 and 4 operate together in complementary PWM
mode
1
Channels 3 and 4 operate together in reset-synchronized
PWM mode
•
Bit 3 (buffer mode B4 (BFB4)): BFB4 selects the buffer mode for GRB4 and BRB4 in channel
4.
Bit 3: BFB4
Description
0
GRB4 operates normally in channel 4 (initial value)
1
GRB4 and BRB4 operate in buffer mode in channel 4



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com