Electronic Components Datasheet Search
  English  ▼

X  

AFE4110 Datasheet(PDF) 16 Page - Texas Instruments

Part # AFE4110
Description  MIXED SIGNAL MICROCONTROLLER
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AFE4110 Datasheet(HTML) 16 Page - Texas Instruments

Back Button AFE4110 Datasheet HTML 12Page - Texas Instruments AFE4110 Datasheet HTML 13Page - Texas Instruments AFE4110 Datasheet HTML 14Page - Texas Instruments AFE4110 Datasheet HTML 15Page - Texas Instruments AFE4110 Datasheet HTML 16Page - Texas Instruments AFE4110 Datasheet HTML 17Page - Texas Instruments AFE4110 Datasheet HTML 18Page - Texas Instruments AFE4110 Datasheet HTML 19Page - Texas Instruments AFE4110 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 68 page
background image
AFE4110
SLLSE48
– JANUARY 2012
www.ti.com
INSTRUCTION SET
SHORT-FORM DESCRIPTION
The instruction set consists of the original 51
CPU
instructions with three formats and seven address
modes and additional instructions for the expanded
The AFE4110 is based on an MSP430 CPU core with
address range. Each instruction can operate on word
a 16-bit RISC architecture that is highly transparent to
and byte data. Table 1 shows examples of the three
the
application.
All
operations,
other
than
types of instruction formats; the address modes are
program-flow instructions, are performed as register
listed in Table 2.
operations in conjunction with seven addressing
modes for source operand and four addressing
modes for destination operand.
The CPU is integrated with 16 registers that provide
reduced
instruction
execution
time.
The
register-to-register operation execution time is one
cycle of the CPU clock.
Four of the registers, R0 to R3, are dedicated as
program counter, stack pointer, status register, and
constant
generator
respectively.
The
remaining
registers are general-purpose registers.
Peripherals are connected to the CPU using data,
address, and control buses, and can be handled with
all instructions.
Table 1. Instruction Word Formats
Dual operands, source-destination
e.g. ADD
R4, R5
R4 + R5
→ R5
Single operands, destination only
e.g. CALL
R8
PC
→ (TOS), R8 → PC
Relative jump, un/conditional
Jump-on-equal bit = 0
Table 2. Address Mode Descriptions
ADDRESS MODE
S(1)
D(2)
SYNTAX
EXAMPLE
OPERATION
Register
●
●
MOV Rs,Rd
MOV R10, R11
R10
→ R11
Indexed
●
●
MOV X(Rn), Y(Rm)
MOV 2(R5), 6(R6)
M(2+R5)
→ M(6+R6)
Symbolic (PC relative)
●
●
MOV EDE, TONI
M(EDE)
→ M(TONI)
Absolute
●
●
MOV
& MEM, and TCDAT
M(MEM)
→ M(TCDAT)
Indirect
●
MOV at Rn, Y(Rm)
MOV at R10,Tab(R6)
M(R10)
→ M(Tab+R6)
M(R10)
→ R11
Indirect autoincrement
●
MOV at Rn+,Rm
MOV at R10+, R11
R10 + 2
→ R10
Immediate
●
MOV at 45,TONI
MOV #45, TONI
#45
→ M(TONI)
(1)
S = source
(2)
D = destination
16
Submit Documentation Feedback
Copyright
© 2012, Texas Instruments Incorporated
Product Folder Link(s) :AFE4110



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com