Electronic Components Datasheet Search
  English  ▼

X  

UPD17015GS Datasheet(PDF) 61 Page - NEC

Part # UPD17015GS
Description  4-BIT SINGLE-CHIP MICROCONTROLLER FOR PORTABLE RADIOS
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NEC [NEC]
Direct Link  http://www.nec.com/
Logo NEC - NEC

UPD17015GS Datasheet(HTML) 61 Page - NEC

Back Button UPD17015GS Datasheet HTML 57Page - NEC UPD17015GS Datasheet HTML 58Page - NEC UPD17015GS Datasheet HTML 59Page - NEC UPD17015GS Datasheet HTML 60Page - NEC UPD17015GS Datasheet HTML 61Page - NEC UPD17015GS Datasheet HTML 62Page - NEC UPD17015GS Datasheet HTML 63Page - NEC UPD17015GS Datasheet HTML 64Page - NEC UPD17015GS Datasheet HTML 65Page - NEC Next Button
Zoom Inzoom in Zoom Outzoom out
 61 / 120 page
background image
61
µPD17015
11.5
PLL DISABLED STATE
The PLL frequency synthesizer is disabled while the CE pin (pin 13) is low level.
The PLL frequency synthesizer is also disabled when VCOH/VCOL pin disabled is selected by the PLL mode
selection register, even if the CE pin is set to high level.
Table 11-3 shows the state of each block at PLL disabled.
Since the PLL mode selection register is not initialized (previous state is held) at CE reset, it is reset to its previous
state when the CE pin rises to high level after dropping to low level and PLL disabled is set.
Therefore, when PLL disabled must be set at CE reset, the PLL reference clock selection register must be initialized
by program.
At power-on reset, PLL disabled is set.
Table 11-3 Operation of Each Block at PLL Disabled
11.6
PLL FREQUENCY SYNTHESIZER USE
To control the PLL frequency synthesizer, the following data is necessary:
(1) Frequency division method : Direct division (MF), pulse swallow (HF, VHF)
(2) Pins to be used
: VCOL and VCOH pins
(3) Reference frequency
: fr
(4) Division value
: N
Sections 11.6.1 to 11.6.3 describe the PLL data setting method for each division method (MF, HF, or VHF).
11.6.1
Direct Division Method (MF)
(1) Selecting the division method to be used
The direct division method is selected by setting the PLLMD0 or PLLMD1 flag of the PLL mode selection register.
(2) Pins to be used
The VCOL pin becomes available when the direct division method is selected.
(3) Reference frequency fr setting
The reference frequency is set by the PLLRFCK0 or PLLRFCK1 flag of the PLL mode selection register.
Condition
CE pin = low level
CE pin = high level
Block
(PLL disabled)
(PLLMD = 0000B: VCOH/VCOL pin disabled)
VCOL/VCOH pin
Floating
Programmable divider
Frequency division stopped
Reference frequency generator
Output stopped
Phase comparator
Charge pump
EO pin floated



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com