 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
UPD17015GS Datasheet(PDF) 80 Page - NEC |
|
|
|||||||||||||||||||||||||||||
UPD17015GS Datasheet(HTML) 80 Page - NEC |
|
|
80 / 120 page  80 µPD17015 14.2.4 Halt Release by Key Input Halt release by key input is set by “HALT 0001B” instruction. When the halt release by key input is set, the halt state is released when high level is input at any one of the 0B port lines (P0B2 to P0B0 pins) Each 0B port pin has a built-in pull-down resistor. (1) When general-purpose output port is made key source P0B2 P0B1 P0B0 General-purpose output port Latch Switch A Execute a “HALT 0001B” instruction after the key source signal general-purpose output port is made high level. Note that if an alternate switch like switch A in the figure above is used, while switch A is closed, high level is applied to the P0B0 pin and the halt state is immediately released. (2) When halt released by other microcomputer, etc. P0B2 P0B1 P0B0 General-purpose output port Latch Output port Microcomputer, etc. Halt can be released by another microcomputer, etc. as shown in the figure above. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
