Electronic Components Datasheet Search
  English  ▼

X  

SC1200 Datasheet(PDF) 55 Page - Texas Instruments

Part # SC1200
Description  Precision Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with 8051 Microcontroller and Flash Memory
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SC1200 Datasheet(HTML) 55 Page - Texas Instruments

Back Button SC1200 Datasheet HTML 51Page - Texas Instruments SC1200 Datasheet HTML 52Page - Texas Instruments SC1200 Datasheet HTML 53Page - Texas Instruments SC1200 Datasheet HTML 54Page - Texas Instruments SC1200 Datasheet HTML 55Page - Texas Instruments SC1200 Datasheet HTML 56Page - Texas Instruments SC1200 Datasheet HTML 57Page - Texas Instruments SC1200 Datasheet HTML 58Page - Texas Instruments SC1200 Datasheet HTML 59Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 60 page
background image
MSC1200
55
SBAS289E
www.ti.com
Analog Clock (ACLK)
FREQ6-0
Clock Frequency – 1. This value + 1 divides the system clock to create the ADC clock.
bits 6-0
fACLK =
f
ACLK
CLK
()
+ 1
, where fCLK =
f
SYSCLK Divider
OSC
.
fMOD =
f
ACLK
64
ADC Data Rate = fDATA =
f
Decimation Ratio
MOD
System Reset Register (SRST)
7
6
5
4
3
2
1
0
Reset Value
SFR F7H
0
0
0
0
0
0
0
RSTREQ
00H
7
6
5
4
3
2
1
0
Reset Value
SFR F6H
0
FREQ6
FREQ5
FREQ4
FREQ3
FREQ2
FREQ1
FREQ0
03H
RSTREQ
Reset Request. Setting this bit to 1 and then clearing to 0 will generate a system reset.
bit 0
PLL7-0
PLL Counter Value Least Significant Bit.
bits 7-0
PLL Frequency = External Crystal Frequency • PLL9:0
Phase Lock Loop High Register (PLLH)
7
6
5
4
3
2
1
0
Reset Value
SFR F4H
PLL7
PLL6
PLL5
PLL4
PLL3
PLL2
PLL1
PLL0
C1H
Phase Lock Loop Low Register (PLLL)
7
6
5
4
3
2
1
0
Reset Value
SFR F5H
CLKSTAT2
CLKSTAT1
CLKSTAT0
PLLLOCK
0
0
PLL9
PLL8
x1H
CLKSTAT2-0 Active Clock Status (read only). Derived from HCR2 setting; refer to Table II.
bits 7-5
000: Reserved
001: Reserved
010: Reserved
011: External Clock Mode
100: PLL High-Frequency (HF) Mode (must read PLLLOCK to determine active clock status)
101: PLL Low-Frequency (LF) Mode (must read PLLLOCK to determine active clock status)
110: Internal Oscillator High-Frequency (HF) Mode
111: Internal Oscillator Low-Frequency (LF) Mode
PLLLOCK
PLL Lock Status and Status Enable.
bit 4
For Write (PLL Lock Status Enable):
0 = No Effect
1 = Enable PLL Lock Detection (must wait 20ms before PLLLOCK read status is valid).
For Read (PLL Lock Status):
0 = PLL Not Locked (PLL may be inactive; refer to Table II for active clock mode)
1 = PLL Locked (PLL is active clock)
PLL9-8
PLL Counter Value Most Significant 2 Bits (refer to PLLL, SFR F4H)
bits 1-0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com