Electronic Components Datasheet Search
  English  ▼

X  

SC1200 Datasheet(PDF) 36 Page - Texas Instruments

Part # SC1200
Description  Precision Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) with 8051 Microcontroller and Flash Memory
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SC1200 Datasheet(HTML) 36 Page - Texas Instruments

Back Button SC1200 Datasheet HTML 32Page - Texas Instruments SC1200 Datasheet HTML 33Page - Texas Instruments SC1200 Datasheet HTML 34Page - Texas Instruments SC1200 Datasheet HTML 35Page - Texas Instruments SC1200 Datasheet HTML 36Page - Texas Instruments SC1200 Datasheet HTML 37Page - Texas Instruments SC1200 Datasheet HTML 38Page - Texas Instruments SC1200 Datasheet HTML 39Page - Texas Instruments SC1200 Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 60 page
background image
MSC1200
36
SBAS289E
www.ti.com
IE5
External Interrupt 5 Flag. This bit will be set when a falling edge is detected on INT5. This bit must be
bit 7
cleared manually by software. Setting this bit in software will cause an interrupt if enabled.
IE4
External Interrupt 4 Flag. This bit will be set when a rising edge is detected on INT4. This bit must be cleared
bit 6
manually by software. Setting this bit in software will cause an interrupt if enabled.
IE3
External Interrupt 3 Flag. This bit will be set when a falling edge is detected on INT3. This bit must be cleared
bit 5
manually by software. Setting this bit in software will cause an interrupt if enabled.
IE2
External Interrupt 2 Flag. This bit will be set when a rising edge is detected on INT2. This bit must be cleared
bit 4
manually by software. Setting this bit in software will cause an interrupt if enabled.
Configuration Address Register (CADDR) (write only)
7
6
5
4
3
2
1
0
Reset Value
SFR 94H
00H
7
6
5
4
3
2
1
0
Reset Value
SFR 93H
00H
CADDR
Configuration Address Register. This register supplies the address for reading bytes in the 64 bytes of Flash Configuration
bits 7-0
Memory. Always use the Boot ROM CADDR access routine. This register is also used for SFR read and write
routines.
WARNING: If this register is written to while executing from Flash Memory, the CDATA register will be incorrect.
Configuration Data Register (CDATA)
CDATA
Configuration Data Register. This register will contain the data in the 64 bytes of Flash Configuration Memory
bits 7-0
that is located at the last written address in the CADDR register. This is a read-only register.
7
6
5
4
3
2
1
0
Reset Value
SFR 91H
IE5
IE4
IE3
IE2
1
0
0
0
08H
External Interrupt Flag (EXIF)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com