| Electronic Components Datasheet Search |
|
ML7204-003 Datasheet(PDF) 1 Page - LAPIS Semiconductor Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ML7204-003 Datasheet(HTML) 1 Page - LAPIS Semiconductor Co., Ltd. |
|
1 / 214 page ![]() FEDL7204-003-02 Issue Date: Oct 14, 2011 ML7204-003 VoIP CODEC 1/214 GENERAL DESCRIPTION The ML7204-003 is a speech CODEC for VoIP. As a speech CODEC, this LSI allows selection of G.729.A/G711 and supports the PLC (Packet Loss Concealment) function. With an echo canceler that handles 32 ms-delay and FSK detection/generation, DTMF detection/generation, and tone detection/generation functions, the ML7204-003 is the most suitable LSI for adding the VoIP function to TAs and routers. FEATURES Power supply voltage Digital power supply voltage (DVDD0, 1, 2): 3.0 to 3.6 V Analog power supply voltage (AVDD): 3.0 to 3.6 V Speech CODEC: G.729.A (8 kbps)/G.711 (64 kbps) -law and A-law (supports individual setting for transmission and reception) Supports ITU-T G.711 Appendix 1 compliant PLC (Packet Loss Concealment) function Supports the 2-channel processing function (for 3-way communication) Built-in FIFO buffer (640 bytes) for transmission/reception data transfer Allows selection of Frame/DMA (slave) interface Provided with echo canceler for handling 32 ms delay and Range Controllers DTMF detection DTMF generation (the tone generation function enables generation of DTMF signals) Tone detection: 2 types (1650 Hz and 2100 Hz: Detection frequency can be changed) Tone generation: 2 types FSK detection FSK generation Built-in 16-bit timer: 1 channel Dial pulse detection function (secondary function of general-purpose I/O ports) Dial pulse transmission function (secondary function of general-purpose I/O ports) General-purpose I/O ports : Equipped with 7 ports (with some of them having secondary function allocation) Two types of built-in linear PCM CODEC (CODEC_A and CODEC_B) Analog interface CODEC_A side: Incorporates one type each of input amplifier and output amplifier (10 k driving) CODEC_B side: Incorporates one type each of input amplifier and output amplifier (10 k driving) PCM interface coding format: Allows selection of 16-bit linear/G.711 (64 kbps) -law or A-law PCM serial transmission rate: 64 kHz to 2.048 MHz (fixed to 2.048 MHz for output) PCM time slot assignment function (allows up to 2 slots for input and 1 slot for output individually) When set to -law/A-law: Supports up to 32 slots (BCLK: 2.048 MHz) When set to 16-bit linear: Supports up to 16 slots (BCLK: 2.048 MHz) |
Similar Part No. - ML7204-003 |
|
Similar Description - ML7204-003 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |