PM8313 datasheet(103/192 Pages) PMC

103 / 192 page

PM8313 D3MX

DATA SHEET

PMC-920702

ISSUE 5

M13 MULTIPLEXER

Bit

Type

Function

Default

Bit7

Unused

Bit6

Unused

Bit5

Unused

Bit4

Unused

Bit3

R/W

LBCODE[1]

Bit2

R/W

LBCODE[0]

Bit1

R/W

CBE

Bit0

R/W

INTE

INTE:

When set high, the INTE bit enables the MX23 to activate the interrupt output,

INTB, whenever any of the LBRI[7:1] bits are set high in the MX23 Loopback

Request Interrupt register. MX23 interrupts are masked when INTE is

cleared low.

CBE:

When set high, the CBE bit enables C-bit parity operation. When CBE is low,

M23 operation is enabled. While in C-bit parity mode, loopback request

detection and loopback request insertion are disabled. The generated DS2

clock, GD2CLK, is nominally 6.3062723 MHz while in C-bit parity mode,

received C bits are ignored, and transmitted C bits are set to 1. While in M23

mode, the generated DS2 clock, GD2CLK, is nominally 6.311993 MHz and C

bit decoding and encoding is fully operational.

LBCODE[1:0]:

The LBCODE[1:0] bits select the valid state for a loopback request coded in

the C-bits of the DS3 signals. Transmit and receive are not independent; the

same code is expected in the receive DS3 as is inserted in the transmitted

DS3. The following table gives the correspondence between LBCODE[1:0]

bits and the valid codes:

PM8313 Datasheet(PDF) 103 Page - PMC-Sierra, Inc

PM8313 Datasheet(HTML) 103 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL