LAN8700 datasheet(9/74 Pages) MICROCHIP

9 / 74 page

 2007-2016 Microchip Technology Inc.

DS00002260A-page 9

LAN8700/LAN8700i

RXD0/

MODE0

IOPU

Receive Data 0: Bit 0 of the 4 data bits that are sent by the PHY

in the receive path.

PHY Operating Mode Bit 0: set the default MODE of the PHY.

Note:

See Section 5.4.9.2, "Mode Bus – MODE[2:0]," on

page 46, for the MODE options

RXD1/

MODE1

IOPU

Receive Data 1: Bit 1 of the 4 data bits that are sent by the PHY

in the receive path.

PHY Operating Mode Bit 1: set the default MODE of the PHY.

Note:

See Section 5.4.9.2, "Mode Bus – MODE[2:0]," on

page 46, for the MODE options.

RXD2/

MODE2

IOPU

Receive Data 2: Bit 2 of the 4 data bits that are sent by the PHY

in the receive path.

PHY Operating Mode Bit 2: set the default MODE of the PHY.

• RXD2 is not used in RMII Mode.

• See Section 5.4.9.2, "Mode Bus – MODE[2:0]," on page 46,

for the MODE options.

RXD3/

nINTSEL

IOPU

Receive Data 3: Bit 3 of the 4 data bits that are sent by the PHY

in the receive path.

nINTSEL: On power-up or external reset, the mode of the

nINT/TXER/TXD4 pin is selected.

• When RXD3/nINTSEL is floated or pulled to VDDIO, nINT is

selected for operation on pin nINT/TXER/TXD4 (default).

• When RXD3/nINTSEL is pulled low to VSS through a resistor,

(see Table 4-3, “Boot Strapping Configuration Resistors,” on

page 25), TXER/TXD4 is selected for operation on pin

nINT/TXER/TXD4.

• RXD3 is not used in RMII Mode

• If the nINT/TXER/TXD4 pin is configured for nINT mode, then

a pull-up resistor is needed to VDDIO on the

nINT/TXER/TXD4 pin. see Table 4-3, “Boot Strapping Configu-

ration Resistors,” on page 25.

• See Section 4.10, "nINT/TX_ER/TXD4 Strapping," on page 24

for additional information on configuration/strapping options.

RX_ER/

RXD4/

OPD

Receive Error: Asserted to indicate that an error was detected

somewhere in the frame presently being transferred from the PHY.

MII Receive Data 4: In Symbol Interface (5B Decoding) mode, this

signal is the MII Receive Data 4 signal, the MSB of the received

5-bit symbol code-group. Unless configured in this mode, the pin

functions as RX_ER.

Note:

This pin has an internal pull-down resistor, and must not

be high during reset. The RX_ER signal is optional in

RMII Mode.

RX_DV

Receive Data Valid: Indicates that recovered and decoded data

nibbles are being presented on RXD[3:0].

Note:

This pin has an internal pull-down resistor, and must not

be high during reset. This signal is not used in RMII

Mode.

TABLE 3-1:

MII SIGNALS (CONTINUED)

Signal Name

Type

Description

LAN8700 Datasheet(PDF) 9 Page - Microchip Technology

LAN8700 Datasheet(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74

Datasheet Download

Link URL