 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PCI9080 Datasheet(PDF) 87 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
PCI9080 Datasheet(HTML) 87 Page - List of Unclassifed Manufacturers |
|
|
87 / 133 page  SECTION 4 PCI 9080 REGISTERS © ©PLX Technology, Inc., 1997 Page 79 Version 0.93 4.7.4 (OQP; PCI:44h) Outbound Queue Port Table 4-78. (OQP; PCI:44h) Outbound Queue Port Field Description Read Write Value after Reset 31:0 Value written by PCI master is stored into the Outbound Free List FIFO, which is located in local memory at the address pointed to by the Queue Base Address + (3*FIFO Size) + Outbound Free Head Pointer. From the time of the PCI write until the local memory write and update of the Outbound Free Head Pointer, further accesses to this register result in a retry. If the FIFO fills up, a local LSERR interrupt is generated. When the port is read by the PCI master, the value is read from the Outbound Post List FIFO, which is located in local memory at the address pointed to by the Queue Base Address + (2*FIFO Size) + Outbound Post Tail Pointer. If the FIFO is empty, a value of FFFFFFFh is returned. A PCI interrupt is generated if the Outbound Post List FIFO is not empty. PCI PCI 0 4.7.5 (MQCR; PCI:C0h, LOC:140h) Messaging Queue Configuration Register Table 4-79. (MQCR; PCI:C0h, LOC:140h) Messaging Queue Configuration Register Field Description Read Write Value after Reset 0 Queue Enable. A value of 1 allows accesses to the Inbound and Outbound Queue ports. If cleared to 0, writes are accepted but ignored and reads return FFFFFFFF. All pointer initialization and frame allocation should be completed before enabling this bit. Yes Yes 0 5:1 Circular FIFO Size. Defines the size of one of the circular FIFOs. Each of the four FIFOs are the same size. Each FIFO entry is one 32 bit word. FIFO Size Encoding Max entries FIFO Total FIFO 5:1 per FIFO Size Memory 00001 4K entries 16 KB 64 KB 00010 8K entries 32 KB 128 KB 00100 16K entries 64 KB 256 KB 01000 32K entries 128 KB 512 KB 10000 64K entries 256 KB 1 MB Yes Yes 00001 31:6 Reserved. Yes No 0 4.7.6 (QBAR; PCI:C4h, LOC:144h) Queue Base Address Register Table 4-80. (QBAR; PCI:C4h, LOC:144h) Queue Base Address Register Field Description Read Write Value after Reset 19:0 Reserved. Yes No 0 31:20 Queue Base Address. Local memory base address of the Inbound and Outbound Queues (4 contiguous and equal size FIFOs). The Queue base address must be aligned on a 1 MB boundary. Yes Yes 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
