 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
FXLS93421 Datasheet(PDF) 173 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
FXLS93421 Datasheet(HTML) 173 Page - NXP Semiconductors |
|
|
173 / 254 page  NXP Semiconductors FXLS9xxxx Dual channel inertial sensor accomplished via modulation of the supply voltage. Data transmissions from this device to the PSI5 master are accomplished via modulation of the current on the power supply line. 13.2.1 Synchronization pulse The PSI5 master modulates the supply voltage in the positive direction to provide synchronization of the satellite sensor data. Upon reception of a synchronization pulse, this device delays a specified period of time, called a time slot, before transmitting sensor data. For more details regarding time slots, refer to Section 11.2.18, and Section 10.12. aaa-030667 sync pulses Iq ground VIDLE VIDLE SYNC Iq + IIR_PSI5 Figure 82. Synchronous communication overview 13.2.1.1 Synchronization pulse detection The Synchronization (Sync) pulse detection block generates a valid synchronization pulse signal following the detection of an externally generated Sync pulse. This signal resets the Sync pulse time reference (tTRIG), and initiates the timers associated with response messages. The supply voltage can vary throughout the specified range, so the external Sync pulses may have different absolute volt-age levels. Thus, the Sync pulse detection threshold (VCC_SYNC) is dependent not only on the Sync pulse absolute voltage, but also on the supply voltage. Figure 83 shows a block diagram of the Sync pulse detection circuit. aaa-030668 2.8 MΩ 2.2 MΩ lpf_reset 11 R R 54 pF DSI3 DSI3 DSI3/PSI5 41.66 mV 83.33 mV bus in Vbufa command_detect fOSC count command_detect COUNTER command cmd_block cmd_start cmd_valid Vhigh_sample CONTROL LOGIC D R + - + - DSI/PSI Figure 83. Synchronization pulse detection circuit The start of a Sync pulse is detected when the comparator output is set. The comparator output is input into a counter, and the counter is updated at a fixed frequency. At a fixed FXLS9xxxx All information provided in this document is subject to legal disclaimers. © NXP B.V. 2021. All rights reserved. Product data sheet Rev. 6 — 8 February 2021 173 / 254 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
