Electronic Components Datasheet Search
  English  ▼

X  

FXLS93421 Datasheet(PDF) 199 Page - NXP Semiconductors

Part # FXLS93421
Description  Dual channel inertial sensor
PDF  254 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FXLS93421 Datasheet(HTML) 199 Page - NXP Semiconductors

Back Button FXLS93421 Datasheet HTML 195Page - NXP Semiconductors FXLS93421 Datasheet HTML 196Page - NXP Semiconductors FXLS93421 Datasheet HTML 197Page - NXP Semiconductors FXLS93421 Datasheet HTML 198Page - NXP Semiconductors FXLS93421 Datasheet HTML 199Page - NXP Semiconductors FXLS93421 Datasheet HTML 200Page - NXP Semiconductors FXLS93421 Datasheet HTML 201Page - NXP Semiconductors FXLS93421 Datasheet HTML 202Page - NXP Semiconductors FXLS93421 Datasheet HTML 203Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 199 / 254 page
background image
NXP Semiconductors
FXLS9xxxx
Dual channel inertial sensor
ErrN
Mnemon
ic
Description
Supported
1100
1101
1110
1111
Table 301. Error response summary...continued
ErrN is transmitted in the 4 LSBs of RD1. All other bits in the response data field are set
to '0'.
13.11 PSI5 OTP programming procedure
1. Enter programming mode.
2. Set VCC = VPP
3. Load desired data into the desired registers using PSI5 Write commands.
4. Write the necessary OTP program sequence to the WRITE_OTP_EN register for the
desired OTP region to be written.
5. Delay tPROG_TIME after the completion of the Write OTP program to allow for
completion of the OTP writes.
6. Read the DEVSTAT and DEVSTAT2 registers to confirm that no errors occurred
during the OTP writes.
7. Read back the register values that were written and compare to the desired values to
confirm successful OTP writes.
Refer to the PSI5 OTP Programming Procedure Application Note for further details on
OTP programming.
14 Standard 32-bit SPI protocol
The device includes a standard SPI protocol requiring 32-bit data packets. The device is
a slave device requires that the base clock value be low (CPOL = 0) with data captured
on the rising edge of the clock and data propagated on the falling edge of the clock
(CPHA = 0). The most significant bit is transferred first (MSB first). SPI transfers are
completed through a sequence of two phases. During the first phase, the command is
transmitted from the SPI master to the device. During the second phase, response data
is transmitted from the slave device. MOSI and SCLK transitions are ignored when SS_B
is not asserted.
FXLS9xxxx
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 6 — 8 February 2021
199 / 254



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com