Electronic Components Datasheet Search
  English  ▼

X  

CEC1712 Datasheet(PDF) 124 Page - Microchip Technology

Part # CEC1712
Description  Cryptographic Embedded Controller
PDF  338 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

CEC1712 Datasheet(HTML) 124 Page - Microchip Technology

Back Button CEC1712 Datasheet HTML 120Page - Microchip Technology CEC1712 Datasheet HTML 121Page - Microchip Technology CEC1712 Datasheet HTML 122Page - Microchip Technology CEC1712 Datasheet HTML 123Page - Microchip Technology CEC1712 Datasheet HTML 124Page - Microchip Technology CEC1712 Datasheet HTML 125Page - Microchip Technology CEC1712 Datasheet HTML 126Page - Microchip Technology CEC1712 Datasheet HTML 127Page - Microchip Technology CEC1712 Datasheet HTML 128Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 338 page
background image
CEC1712
DS00003416C-page 124
 2020-2021 Microchip Technology Inc.
10.10.4
PROGRAMMABLE BAUD RATE GENERATOR MSB REGISTER
10.10.5
INTERRUPT ENABLE REGISTER
The lower four bits of this register control the enables of the five interrupt sources of the Serial Port interrupt. It is possible
to totally disable the interrupt system by resetting bits 0 through 3 of this register. Similarly, setting the appropriate bits
of this register to a high, selected interrupts can be enabled. Disabling the interrupt system inhibits the Interrupt Identi-
fication Register and disables any Serial Port interrupt out of the CEC1712. All other system functions operate in their
normal manner, including the Line Status and MODEM Status Registers. The contents of the Interrupt Enable Register
are described below.
Offset
01h (DLAB=1)
Bits
Description
Type
Default
Reset
Event
7
BAUD_CLK_SEL
If CLK_SRC is ‘0’:
• 0=The baud clock is derived from the 1.8432MHz.
• 1=IThe baud clock is derived from the 48MHz.
If CLK_SRC is ‘1’:
• This bit has no effect
R/W
0h
RESET
6:0
BAUD_RATE_DIVISOR_MSB
See Section 10.9.1, "Programmable Baud Rate".
R/W
0h
RESET
Offset
01h (DLAB=0)
Bits
Description
Type
Default
Reset
Event
7:4
Reserved
RES
-
-
3EMSI
This bit enables the MODEM Status Interrupt when set to logic “1”.
This is caused when one of the Modem Status Register bits
changes state.
R/W
0h
RESET
2ELSI
This bit enables the Received Line Status Interrupt when set to
logic “1”. The error sources causing the interrupt are Overrun, Par-
ity, Framing and Break. The Line Status Register must be read to
determine the source.
R/W
0h
RESET
1ETHREI
This bit enables the Transmitter Holding Register Empty Interrupt
when set to logic “1”.
R/W
0h
RESET
0
ERDAI
This bit enables the Received Data Available Interrupt (and timeout
interrupts in the FIFO mode) when set to logic “1”.
R/W
0h
RESET



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com