 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
DA6021 Datasheet(PDF) 87 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
DA6021 Datasheet(HTML) 87 Page - Renesas Technology Corp |
|
|
87 / 225 page  DA6021 HIGHLY INTEGRATED POWER MANAGEMENT IC FOR INTEL® ATOM™ Z3000 PROCESSOR Company Confidential Data Sheet Version 3.A - Final 31-Jan-14 © 2014 Dialog Semiconductor GmbH 87 of 224 www.dialog-semiconductor.com V1P0A_CTRL. SUSPWRDNACK V1P0A V1P0A_SEL V1P0A_EN 1 0 0 Off 1 1 0 On x x 1 Off Table 40: V1P0A Truth Table 11.6.3.4 V1P0A Subsystem V1P0S: This voltage rail powers the SoC graphic, display & DDR3 I/O, MIPI, clock and further functions. The current requirement of this voltage rail is 410mA and requests an external switch providing this power rail to the SoC. DA6021 provides a control signal named V1P0S_EN supplied by V5P0S.When this signal is asserted (high), the slew rate is controlled in order to limit the inrush current drawn via the external N-channel FET. The V1P0S_EN signal is derived from SLP_S3_B signal sent out by the SoC. Register Name V1P0S_CTRL Address 0x56 Page 1 Read/Write Reset Value 0x00 MSB LSB R R R R R R R/W R/W reserved V1P0S_ SEL V1P0S_EN V1P0S_EN 0 1 V1P0S off V1P0S on V1P0S_SEL 0 1 V1P0S controlled by SLP_S3_B according to sequencing V1P0S controlled by V1P0S_CTRL.V1P0S_EN bit Regardless of V1P0S_EN and V1P0S_SEL, V1P0S_EN is low when SLP_S3_B is asserted, means low V1P0S_CTRL. SLP_S3_B V1P0S_EN V1P0S_SEL V1P0S_EN 1 0 1 Low 1 1 1 High x x 0 Low Table 41: V1P0S_EN Truth Table V1P0S external N-channel power switch parameters: Rdson (Vgs=4V) 10-49mohm Input capacitance, Ciss 700-2640pF Output capacitance, Coss 150-530pF Reverse transfer capacitance, Crss 85-465pF V1P0SX: This voltage rail powers the SoC display & DDR3 I/O, PCIe and further functions. The current requirement of this voltage rail is 916mA and requests an external switch providing this power rail to the SoC. DA6021 provides a control signal named V1P0SX_EN supplied by V5P0S.When this signal is asserted (high), the slew rate is controlled in order to limit the inrush current drawn via the external N-channel FET. This signal is derived from SLP_S0iX_B signal sent out by the SoC. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
