| Electronic Components Datasheet Search |
|
DA6021 Datasheet(PDF) 26 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
DA6021 Datasheet(HTML) 26 Page - Renesas Technology Corp |
|
26 / 225 page ![]() DA6021 HIGHLY INTEGRATED POWER MANAGEMENT IC FOR INTEL® ATOM™ Z3000 PROCESSOR Company Confidential Data Sheet Version 3.A - Final 31-Jan-14 © 2014 Dialog Semiconductor GmbH 26 of 224 www.dialog-semiconductor.com 9. Operating Conditions System Control Signals 9.1 VDCIN_SENSE 9.1.1 Input voltage, limited to the maximum input voltage via resistor divider, of the AC/DC adaptor. ACPRESENT 9.1.2 ACPRESENT is an active high dedicated output signal that indicates the AC/DC adapter or USB DCP/CDP/ACA (CHGDET_B=0) is connected to a valid voltage. VBUS_SENSE 9.1.3 USB input voltage detection CHGDET_B 9.1.4 USB DCP detection from USBPHY to DA6021. (0=USB DCP/CDP/ACA) VSYS1/2 9.1.5 Input power supplies and input voltage supervision CHGSTAT 9.1.6 Input to DA6021 indicating the battery charger status and fault indicator from charger IC ILIM[1:0] 9.1.7 Output signals providing information the external connected power sources like AC adaptor, USB DCP/CDP/ACA and USB SDP) I2C_CLK 9.1.8 I2C clock signal from SoC to DA6021 I2C_DATA 9.1.9 I2C data connection between SoC and DA6021 IRQ 9.1.10 IRQ is an active high dedicated output signal that generates interrupts to the SOC. It is asserted when at least one unmasked interrupt bit is set in the 1st level interrupt register. It is valid when RSMRST_B=1 (de-asserted). The maximum latency from the IRQ detection to the assertion of the IRQ line is 1ms. I2CM_CLK 9.1.11 I2C clock signal from DA6021 to external I2C EEPROM I2CM_DATA 9.1.12 I2C data line between DA6021 and external I2C EEPROM PWRBTNIN_B 9.1.13 System power button input signal, internally connected to VSYS via a 20kΩ resistor and includes a 30ms de- bouncer from proper function avoiding detection during bouncing contacts PWRBTN_B 9.1.14 DA6021 passes the power button input information via the PWRBTN_B output signal to the SOC. PWRBTN_B is a level shifted copy of PWRBTNIN_B after the 30ms de-bouncer. PWRBTN_B is valid when RSMRST_B=1 (de- asserted). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |