Electronic Components Datasheet Search
  English  ▼

X  

CLRC663 Datasheet(PDF) 121 Page - NXP Semiconductors

Part # CLRC663
Description  High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
PDF  177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

CLRC663 Datasheet(HTML) 121 Page - NXP Semiconductors

Back Button CLRC663 Datasheet HTML 117Page - NXP Semiconductors CLRC663 Datasheet HTML 118Page - NXP Semiconductors CLRC663 Datasheet HTML 119Page - NXP Semiconductors CLRC663 Datasheet HTML 120Page - NXP Semiconductors CLRC663 Datasheet HTML 121Page - NXP Semiconductors CLRC663 Datasheet HTML 122Page - NXP Semiconductors CLRC663 Datasheet HTML 123Page - NXP Semiconductors CLRC663 Datasheet HTML 124Page - NXP Semiconductors CLRC663 Datasheet HTML 125Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 121 / 177 page
background image
NXP Semiconductors
CLRC663
High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
001aak012
VMID
0 V
Vmod
Vi(p-p)(max)
Vi(p-p)(min)
13.56 MHz
carrier
Figure 34. Pin RX input voltage
13.1 Timing characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tSCKL
SCK LOW time
50
-
-
ns
tSCKH
SCK HIGH time
50
-
-
ns
th(SCKH-D)
SCK HIGH to data input hold time
SCK to changing MOSI
25
-
-
ns
tsu(D-SCKH)
data input to SCK HIGH set-up time changing MOSI to SCK
25
-
-
ns
th(SCKL-Q)
SCK LOW to data output hold time
SCK to changing MISO
-
-
25
ns
t(SCKL-NSSH)
SCK LOW to NSS HIGH time
0
-
-
ns
tNSSH
NSS HIGH time
before communication
50
-
-
ns
Table 255. SPI timing characteristics
Remark: To send more bytes in one data stream, the NSS signal must be LOW during the send process. To
send more than one data stream, the NSS signal must be HIGH between each data stream.
Fast mode
Fast mode
Plus
Symbol
Parameter
Conditions
Min
Max
Min
Max
Unit
fSCL
SCL clock frequency
0
400
0
1000
kHz
tHD;STA
hold time (repeated) START condition
after this period, the first
clock pulse is generated
600
-
260
-
ns
tSU;STA
set-up time for a repeated START
condition
600
-
260
-
ns
tSU;STO
set-up time for STOP condition
600
-
260
-
ns
tLOW
LOW period of the SCL clock
1300
-
500
-
ns
tHIGH
HIGH period of the SCL clock
600
-
260
-
ns
tHD;DAT
data hold time
0
900
-
450
ns
tSU;DAT
data set-up time
100
-
-
-
ns
tr
rise time
SCL signal
20
300
-
120
ns
tf
fall time
SCL signal
20
300
-
120
ns
tr
rise time
SDA and SCL signals
20
300
-
120
ns
Table 256. I2C-bus timing in fast mode and fast mode plus
CLRC663
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 5.3 — 3 January 2024
121 / 177



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com