PM7375-SC datasheet(165/430 Pages) PMC

165 / 430 page

PM7375 LASAR-155

DATA SHEET

PMC-931127

ISSUE 6

LOCAL ATM SAR & PHYSICAL LAYER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

149

10.1.45

Bit

Type

Function

Default

Bit 15

Unused

Bit 14

Unused

Bit 13

Unused

Bit 12

Unused

Bit 11

Unused

Bit 10

Unused

Bit 9

Unused

Bit 8

Unused

Bit 7

R/W

FEBE[3]

Bit 6

R/W

FEBE[2]

Bit 5

R/W

FEBE[1]

Bit 4

R/W

FEBE[0]

Bit 3

R/W

PRDI

Bit 2

R/W

G1[2]

Bit 1

R/W

G1[1]

Bit 0

R/W

G1[0]

This register allows control over the path status byte.

G1[2:0]:

The G1[2:0] bits are inserted in the unused bit positions in the path status byte.

PRDI:

The PRDI bit controls the insertion of STS path Remote Defect Indicator. When

a logic one is written to this bit position, the PRDI bit position in the path status

byte is set high. When a logic zero is written to this bit position, the PRDI bit

position in the path status byte is set low.

FEBE[3:0]:

The FEBE[3:0] bits are inserted in the FEBE bit positions in the path status byte.

The value contained in FEBE[3:0] is cleared after being inserted in the path

status byte. Any non-zero FEBE[3:0] value overwrites the value that would

normally have been inserted based on the number of FEBEs accumulated during

the last frame. When reading this register, a non-zero value in these bit positions

indicates that the insertion of this value is still pending.

PM7375-SC Datasheet(PDF) 165 Page - PMC-Sierra, Inc

PM7375-SC Datasheet(HTML) 165 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL