PM7375-SC datasheet(184/430 Pages) PMC

184 / 430 page

PM7375 LASAR-155

DATA SHEET

PMC-931127

ISSUE 6

LOCAL ATM SAR & PHYSICAL LAYER

PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE

168

10.1.68

Bit

Type

Function

Default

Bit 15

Unused

Bit 14

Unused

Bit 13

Unused

Bit 12

Unused

Bit 11

Unused

Bit 10

Unused

Bit 9

Unused

Bit 8

Unused

Bit 7

Unused

Bit 6

Unused

Bit 5

Unused

Bit 4

Unused

Bit 3

Unused

Bit 2

TCELL[18]

Bit 1

TCELL[17]

Bit 0

TCELL[16]

TCELL[18:0]:

The TCELL[18:0] bits indicate the number of cells from the TALP block that are

inserted into the SPE during the last accumulation interval. Idle/Unassigned

cells inserted into the SPE are not counted.

A write to any one of the TACP Transmit Cell Counter registers loads the

registers with the current counter value and resets the internal 19 bit counter to 1

or 0. The counter reset value is dependent on if there was a count event during

the transfer of the count to the TACP Transmit Cell Counter registers. The

counter should be polled every second to avoid saturating. The contents of these

registers are valid 7 µs after a transfer is triggered by a write to the transmit cell

count register space.

The error count can also be polled by writing to the LASAR-155 Master

Reset / Load Meters register. Writing to the register loads all the error counter

registers in the SAR PMON, RSOP, RLOP, RPOP, RACP and TACP blocks.

PM7375-SC Datasheet(PDF) 184 Page - PMC-Sierra, Inc

PM7375-SC Datasheet(HTML) 184 Page - PMC-Sierra, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL