| Electronic Components Datasheet Search |
|
PM7375-SC Datasheet(PDF) 185 Page - PMC-Sierra, Inc |
|
|
|||||||||||||||||||||||||||||
PM7375-SC Datasheet(HTML) 185 Page - PMC-Sierra, Inc |
|
185 / 430 page ![]() PM7375 LASAR-155 DATA SHEET PMC-931127 ISSUE 6 LOCAL ATM SAR & PHYSICAL LAYER PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE 169 10.1.69 Register 0x67 (0x19C): TACP Configuration Bit Type Function Default Bit 15 Unused X Bit 14 Unused X Bit 13 Unused X Bit 12 Unused X Bit 11 Unused X Bit 10 Unused X Bit 9 Unused X Bit 8 Unused X Bit 7 R/W TGFCE[3] 0 Bit 6 R/W TGFCE[2] 0 Bit 5 R/W TGFCE[1] 0 Bit 4 R/W TGFCE[0] 0 Bit 3 R/W FSEN 1 Bit 2 R/W H4INSB 0 Bit 1 R/W FIXBYTE[1] 0 Bit 0 R/W FIXBYTE[0] 0 FIXBYTE[1:0]: The FIXBYTE[1:0] bits identify the byte pattern inserted into fixed byte columns of the synchronous payload envelope. FIXBYTE[1] FIXBYTE[0] BYTE 0 0 00H 0 1 55H 1 0 AAH 1 1 FFH H4INSB: The active low H4 insert enable, H4INSB bit determines the contents of the H4 byte in the outgoing SPE. If H4INSB is set to logic one, the H4 byte is set to the value of 00 hexadecimal. If H4INSB is set to logic zero, the H4 byte is set to the cell indicator offset value. FSEN: The active high fix stuff control enable, FSEN bit determines the payload mapping of ATM cells for STS-1 mapping. When FSEN is set to logic one, the |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |